{"id":"https://openalex.org/W2592705047","doi":"https://doi.org/10.1109/isscc.2017.7870301","title":"8.1 Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator","display_name":"8.1 Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2592705047","doi":"https://doi.org/10.1109/isscc.2017.7870301","mag":"2592705047"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2017.7870301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061466560","display_name":"Monodeep Kar","orcid":"https://orcid.org/0000-0002-9318-6793"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Monodeep Kar","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079752672","display_name":"Arvind Singh","orcid":"https://orcid.org/0000-0001-5238-7196"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind Singh","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["Intel Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052422280","display_name":"Anand Prem Rajan","orcid":"https://orcid.org/0000-0001-5659-0386"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Rajan","raw_affiliation_strings":["Intel Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":70,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.975600004196167,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5592905282974243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5287353992462158},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.45528045296669006},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43048331141471863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3784075081348419},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.256508469581604},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.11929285526275635}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5592905282974243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5287353992462158},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.45528045296669006},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43048331141471863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3784075081348419},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.256508469581604},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.11929285526275635},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2017.7870301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1604156871","https://openalex.org/W1998435257","https://openalex.org/W2109309427","https://openalex.org/W2484552527","https://openalex.org/W2535830058","https://openalex.org/W6728922848"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2615598724","https://openalex.org/W2358304601","https://openalex.org/W154749848","https://openalex.org/W3014521742","https://openalex.org/W2365182058","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"Power":[0,6,11],"side-channel":[1],"attacks":[2],"(PSCA),":[3],"e.g.":[4],"Differential":[5],"Analysis":[7,12],"(DPA)":[8],"and":[9,47,70,136,161],"Correlation":[10],"(CPA),":[13],"are":[14,145],"major":[15],"threats":[16],"to":[17,29,76,147],"the":[18],"security":[19],"of":[20,37,58,143],"crypto":[21,38],"engines":[22,39],"in":[23,102,116],"SoC":[24],"platforms.":[25],"Circuit-level":[26],"SCA":[27],"countermeasures":[28],"achieve":[30],"data-independent":[31],"supply":[32,50],"current":[33,51],"patterns":[34],"via":[35,84],"implementation":[36],"using":[40,59],"non-conventional":[41],"logic":[42],"(complemented":[43],"or":[44],"charge":[45],"recovery)":[46],"local":[48,158],"switched-capacitor-based":[49],"equalization":[52],"have":[53,80],"been":[54,81],"demonstrated.":[55],"The":[56,120],"feasibility":[57],"bandwidth-limited":[60],"integrated":[61,71],"low":[62],"dropout":[63],"regulators,":[64],"multi-phase":[65],"switched-capacitor":[66],"VRs":[67],"with":[68,151],"phase-randomization":[69],"inductive":[72],"voltage":[73,159],"regulators":[74],"(IVR)":[75],"enhance":[77,148],"PSCA":[78,93,149],"resistance":[79,94,150],"explored":[82],"before":[83],"simulation":[85],"studies.":[86],"In":[87],"this":[88],"paper,":[89],"we":[90],"demonstrate":[91],"improved":[92],"offered":[95],"by":[96],"an":[97],"on-die":[98],"all-digital":[99],"high-frequency":[100],"IVR":[101,121],"130nm":[103],"CMOS":[104,118],"for":[105],"a":[106,123,129,137],"standard":[107],"(unprotected)":[108],"128b":[109],"Advanced":[110],"Encryption":[111],"Standard":[112],"(AES)":[113],"core":[114],"designed":[115],"static":[117],"logic.":[119],"features":[122],"configurable":[124],"digital":[125,130],"proportional-integral-derivative":[126],"(PID)":[127],"controller,":[128,135],"discontinuous":[131],"conduction":[132],"mode":[133],"(DCM)":[134],"loop":[138],"randomization":[139],"(LR)":[140],"block,":[141],"all":[142],"which":[144],"utilized":[146],"minimal":[152],"power/performance/area":[153],"overheads,":[154],"while":[155],"maintaining":[156],"adequate":[157],"regulation":[160],"transient":[162],"performance.":[163]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}