{"id":"https://openalex.org/W2592539811","doi":"https://doi.org/10.1109/isscc.2017.7870271","title":"4.9 A 1ms high-speed vision chip with 3D-stacked 140GOPS column-parallel PEs for spatio-temporal image processing","display_name":"4.9 A 1ms high-speed vision chip with 3D-stacked 140GOPS column-parallel PEs for spatio-temporal image processing","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2592539811","doi":"https://doi.org/10.1109/isscc.2017.7870271","mag":"2592539811"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2017.7870271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062048100","display_name":"Tomohiro Yamazaki","orcid":"https://orcid.org/0000-0003-4538-7731"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tomohiro Yamazaki","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110494325","display_name":"Hironobu Katayama","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hironobu Katayama","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037441510","display_name":"Shuji Uehara","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shuji Uehara","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072994071","display_name":"Atsushi Nose","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Atsushi Nose","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081259368","display_name":"Masatsugu Kobayashi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Masatsugu Kobayashi","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069988371","display_name":"Sayaka Shida","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sayaka Shida","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006887489","display_name":"Masaki Odahara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122684","display_name":"Sony Computer Science Laboratories","ror":"https://ror.org/02nc46417","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210122684"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masaki Odahara","raw_affiliation_strings":["Sony LSI Design, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony LSI Design, Atsugi, Japan","institution_ids":["https://openalex.org/I4210122684"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113823390","display_name":"Kenichi Takamiya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122684","display_name":"Sony Computer Science Laboratories","ror":"https://ror.org/02nc46417","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210122684"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Takamiya","raw_affiliation_strings":["Sony LSI Design, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony LSI Design, Atsugi, Japan","institution_ids":["https://openalex.org/I4210122684"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067007702","display_name":"Yasuaki Hisamatsu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122684","display_name":"Sony Computer Science Laboratories","ror":"https://ror.org/02nc46417","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210122684"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuaki Hisamatsu","raw_affiliation_strings":["Sony LSI Design, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony LSI Design, Atsugi, Japan","institution_ids":["https://openalex.org/I4210122684"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112647046","display_name":"Shizunori Matsumoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122684","display_name":"Sony Computer Science Laboratories","ror":"https://ror.org/02nc46417","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210122684"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shizunori Matsumoto","raw_affiliation_strings":["Sony LSI Design, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony LSI Design, Atsugi, Japan","institution_ids":["https://openalex.org/I4210122684"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084436845","display_name":"Leo Miyashita","orcid":"https://orcid.org/0000-0002-9672-7444"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I153327471","display_name":"Bunkyo University","ror":"https://ror.org/053h75930","country_code":"JP","type":"education","lineage":["https://openalex.org/I153327471"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Leo Miyashita","raw_affiliation_strings":["University of Tokyo, Bunkyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Bunkyo, Japan","institution_ids":["https://openalex.org/I153327471","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026392622","display_name":"Yoshihiro Watanabe","orcid":"https://orcid.org/0000-0002-5756-0530"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I153327471","display_name":"Bunkyo University","ror":"https://ror.org/053h75930","country_code":"JP","type":"education","lineage":["https://openalex.org/I153327471"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshihiro Watanabe","raw_affiliation_strings":["University of Tokyo, Bunkyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Bunkyo, Japan","institution_ids":["https://openalex.org/I153327471","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013560405","display_name":"Takashi Izawa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Takashi Izawa","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109166401","display_name":"Yoshinori Muramatsu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yoshinori Muramatsu","raw_affiliation_strings":["Sony Semiconductor Solutions, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Sony Semiconductor Solutions, Atsugi, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010897098","display_name":"Masatoshi Ishikawa","orcid":"https://orcid.org/0000-0002-6096-830X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I153327471","display_name":"Bunkyo University","ror":"https://ror.org/053h75930","country_code":"JP","type":"education","lineage":["https://openalex.org/I153327471"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masatoshi Ishikawa","raw_affiliation_strings":["University of Tokyo, Bunkyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Bunkyo, Japan","institution_ids":["https://openalex.org/I153327471","https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":15,"corresponding_author_ids":["https://openalex.org/A5062048100"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.3073,"has_fulltext":false,"cited_by_count":113,"citation_normalized_percentile":{"value":0.96989925,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"82","last_page":"83"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12389","display_name":"Infrared Target Detection Methodologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.7387819290161133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7163218855857849},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.6507219672203064},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.59193354845047},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5846869349479675},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5740470886230469},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5586731433868408},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5564471483230591},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42852693796157837},{"id":"https://openalex.org/keywords/visual-processing","display_name":"Visual processing","score":0.4157823324203491},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4116131365299225},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38519465923309326},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.37055546045303345},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.2793131470680237},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.137897789478302}],"concepts":[{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.7387819290161133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7163218855857849},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.6507219672203064},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.59193354845047},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5846869349479675},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5740470886230469},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5586731433868408},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5564471483230591},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42852693796157837},{"id":"https://openalex.org/C2778251979","wikidata":"https://www.wikidata.org/wiki/Q7936617","display_name":"Visual processing","level":3,"score":0.4157823324203491},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4116131365299225},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38519465923309326},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.37055546045303345},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.2793131470680237},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.137897789478302},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C26760741","wikidata":"https://www.wikidata.org/wiki/Q160402","display_name":"Perception","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2017.7870271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1528444979","https://openalex.org/W1973999065","https://openalex.org/W1981612049","https://openalex.org/W2058434815","https://openalex.org/W2119709428","https://openalex.org/W4242296985","https://openalex.org/W6677883190","https://openalex.org/W6958621081"],"related_works":["https://openalex.org/W639585780","https://openalex.org/W1518642076","https://openalex.org/W2145330484","https://openalex.org/W2350837179","https://openalex.org/W2229552191","https://openalex.org/W2592539811","https://openalex.org/W2172119162","https://openalex.org/W2066437725","https://openalex.org/W2375294099","https://openalex.org/W4240853909"],"abstract_inverted_index":{"High-speed":[0],"vision":[1,47],"systems":[2,24,48],"that":[3],"combine":[4],"high-frame-rate":[5,41],"imaging":[6,55],"and":[7,36,49,66],"highly":[8],"parallel":[9],"signal":[10],"processing":[11,42,61],"enable":[12,26],"instantaneous":[13],"visual":[14],"feedback":[15],"to":[16,58],"rapidly":[17],"control":[18],"machines":[19],"over":[20],"human-visual-recognition":[21],"speeds.":[22],"Such":[23],"also":[25],"a":[27,34],"reduction":[28],"in":[29],"circuit":[30],"scale":[31],"by":[32],"using":[33],"fast":[35],"simple":[37],"algorithm":[38],"optimized":[39],"for":[40],"[1].":[43],"Previous":[44],"studies":[45],"on":[46],"chips":[50],"[1-4]":[51],"have":[52],"yielded":[53],"low":[54,67],"performance":[56],"due":[57],"large":[59],"matrix-based":[60],"element":[62],"(PE)":[63],"parallelization":[64],"[1-3],":[65],"functionality":[68],"of":[69],"the":[70],"limited-purpose":[71],"column-parallel":[72],"PE":[73],"architecture":[74],"[4],":[75],"constraining":[76],"vision-chip":[77],"applications.":[78]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":19},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":14},{"year":2017,"cited_by_count":4}],"updated_date":"2026-02-27T16:54:17.756197","created_date":"2025-10-10T00:00:00"}