{"id":"https://openalex.org/W2292275110","doi":"https://doi.org/10.1109/isscc.2016.7418038","title":"19.1 A 0.5-to-9.5GHz 1.2\u00b5s-lock-time fractional-N DPLL with \u00b11.25% UI period jitter in 16nm CMOS for dynamic frequency and core-count scaling in SoC","display_name":"19.1 A 0.5-to-9.5GHz 1.2\u00b5s-lock-time fractional-N DPLL with \u00b11.25% UI period jitter in 16nm CMOS for dynamic frequency and core-count scaling in SoC","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2292275110","doi":"https://doi.org/10.1109/isscc.2016.7418038","mag":"2292275110"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2016.7418038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7418038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047363048","display_name":"Fazil Ahmad","orcid":"https://orcid.org/0000-0002-7304-6902"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Fazil Ahmad","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088712889","display_name":"Greg Unruh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Unruh","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068260611","display_name":"Amrutha Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amrutha Iyer","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061544295","display_name":"Pin-En Su","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pin-En Su","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045597701","display_name":"Sherif Abdalla","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sherif Abdalla","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086729630","display_name":"Bo Shen","orcid":"https://orcid.org/0000-0002-5701-4652"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bo Shen","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113209422","display_name":"Mark Chambers","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Chambers","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018405993","display_name":"Ichiro Fujimori","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ichiro Fujimori","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5047363048"],"corresponding_institution_ids":["https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.00645108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"324","last_page":"325"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8055298328399658},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7102892994880676},{"id":"https://openalex.org/keywords/overshoot","display_name":"Overshoot (microwave communication)","score":0.5965462923049927},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5704860687255859},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5248251557350159},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47979500889778137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4714844226837158},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46453243494033813},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.38437312841415405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24983471632003784},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2435024082660675},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19111323356628418},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11708658933639526},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09320193529129028}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8055298328399658},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7102892994880676},{"id":"https://openalex.org/C2780323453","wikidata":"https://www.wikidata.org/wiki/Q7113957","display_name":"Overshoot (microwave communication)","level":2,"score":0.5965462923049927},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5704860687255859},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5248251557350159},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47979500889778137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4714844226837158},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46453243494033813},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.38437312841415405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24983471632003784},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2435024082660675},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19111323356628418},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11708658933639526},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09320193529129028}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2016.7418038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7418038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2040664936","https://openalex.org/W2055913428","https://openalex.org/W2108185796","https://openalex.org/W2112008043","https://openalex.org/W2116250234","https://openalex.org/W2148769415","https://openalex.org/W6676844732","https://openalex.org/W6681911945"],"related_works":["https://openalex.org/W1894651528","https://openalex.org/W3080187529","https://openalex.org/W2036880312","https://openalex.org/W2082363997","https://openalex.org/W1967088250","https://openalex.org/W2125290983","https://openalex.org/W3042358861","https://openalex.org/W1652198943","https://openalex.org/W2025714477","https://openalex.org/W3017389938"],"abstract_inverted_index":{"Today's":[0],"multicore":[1],"processors":[2],"and":[3,22,35,52,69,97,106,131,155,180,185,216,287],"complex":[4],"multimedia":[5],"SoCs":[6,61],"incorporate":[7],"power":[8,29],"management":[9],"techniques":[10,259],"such":[11,42],"as":[12,115,117,235],"dynamic":[13,23],"frequency":[14,50,57,91,108,119,124,129,156,178,203,214,285,299],"scaling":[15,25],"(DFS),":[16],"which":[17,27,134,205,273,293],"dynamically":[18],"changes":[19],"operating":[20],"frequencies,":[21],"core-count":[24],"(DCCS),":[26],"rapidly":[28],"cycles":[30,174],"the":[31,44,162,167,196,240],"cores":[32],"between":[33,152],"active":[34],"idle":[36],"states.":[37],"For":[38],"digital":[39,81,233,305],"clocking":[40,82],"in":[41,183,220,262,307],"SoCs,":[43],"PLL":[45,74,168,306],"needs":[46],"to":[47,87,110,164,175,280],"support":[48],"rapid":[49],"change":[51],"fast":[53,153,282],"locking,":[54],"both":[55,112,212],"without":[56,65,284],"overshoot,":[58,286],"so":[59],"that":[60],"can":[62,135,243],"continue":[63],"operation":[64,71],"interruption":[66],"during":[67,78,126,132,248],"DFS":[68,184],"start":[70],"right":[72],"after":[73],"reset":[75],"is":[76,195,206,229],"released":[77],"DCCS.":[79],"Moreover,":[80],"PLLs":[83,101,193],"are":[84,260],"also":[85],"required":[86],"have":[88],"a":[89,142,150,199,236,267,275,289,304,317,321],"wide":[90,118,213,298],"range,":[92,120],"low":[93,98,113],"period":[94,242],"jitter":[95],"(JP)":[96],"power.":[99],"Conventional":[100],"like":[102],"[1]":[103],"use":[104,197],"coarse":[105,139],"fine":[107],"tuning":[109],"achieve":[111,281],"JP,":[114],"well":[116,208],"but":[121],"may":[122],"produce":[123],"overshoots":[125,179],"initial":[127],"binary":[128],"search":[130],"DFS,":[133],"span":[136],"over":[137,316],"multiple":[138],"bands.":[140],"Furthermore,":[141],"conventional":[143,159,192],"proportional-integral":[144],"(PI)":[145],"filter":[146,271],"[2]":[147],"suffers":[148],"from":[149],"tradeoff":[151],"locking":[154,283],"overshoot.":[157],"These":[158],"approaches":[160],"require":[161],"SoC":[163,232],"stop":[165],"using":[166],"clock":[169,173,221,241],"for":[170,210,231,246,278],"thousands":[171],"of":[172,191,198,239,324],"mask":[176],"these":[177,256,302],"cause":[181],"overhead":[182],"DCCS":[186],"optimization":[187],"[6].":[188],"Another":[189],"drawback":[190],"[1-4]":[194],"linearly-tuned":[200],"DCO":[201,291],"(fixed":[202],"steps),":[204],"not":[207],"suited":[209],"achieving":[211],"range":[215,319],"constant":[217,226,237,295],"JP":[218,227,296,313],"measured":[219],"unit-interval":[222],"percentage":[223,238],"(%UI).":[224],"A":[225],"(%UI)":[228],"optimal":[230],"clocking,":[234],"be":[244],"allocated":[245],"clock-uncertainties":[247],"logic":[249],"synthesis":[250],"at":[251],"any":[252],"frequency.":[253],"To":[254],"address":[255],"issues,":[257],"two":[258],"proposed":[261],"this":[263],"DPLL":[264],"architecture:":[265],"a)":[266],"dual-stage":[268],"phase-acquisition-based":[269],"loop":[270,277],"(DALF),":[272],"incorporates":[274],"first-order":[276],"phase-acquisition":[279],"b)":[288],"nonlinear":[290],"(NDCO),":[292],"achieves":[294,310],"across":[297],"range.":[300],"Using":[301],"techniques,":[303],"16nm":[308],"CMOS":[309],"\u00b11.25%UI":[311],"peak-to-peak":[312],"(p-p":[314],"JP)":[315],"0.5-to-9.5GHz":[318],"with":[320],"short":[322],"lock-time":[323],"1.2\u03bcs.":[325]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}