{"id":"https://openalex.org/W2290815118","doi":"https://doi.org/10.1109/isscc.2016.7417948","title":"Session 8 overview: Low-power digital circuits","display_name":"Session 8 overview: Low-power digital circuits","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2290815118","doi":"https://doi.org/10.1109/isscc.2016.7417948","mag":"2290815118"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2016.7417948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7417948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004777788","display_name":"Eric Fluhr","orcid":"https://orcid.org/0000-0002-3148-4082"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Fluhr","raw_affiliation_strings":["IBM, Austin, TX, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, Austin, TX, United States of America","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086274866","display_name":"B.J. Sheu","orcid":"https://orcid.org/0000-0002-4405-2350"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bing Sheu","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"144","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9815000295639038,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9686999917030334,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.687046468257904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.685505747795105},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6334142684936523},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5652560591697693},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5428062677383423},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5421837568283081},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5333903431892395},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.503548800945282},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4675307273864746},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.4643217921257019},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4383251965045929},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.43008702993392944},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4281063675880432},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4152452349662781},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4138597548007965},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4030018448829651},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37581074237823486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24021491408348083},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.22496667504310608},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1386493444442749}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.687046468257904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.685505747795105},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6334142684936523},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5652560591697693},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5428062677383423},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5421837568283081},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5333903431892395},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.503548800945282},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4675307273864746},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.4643217921257019},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4383251965045929},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.43008702993392944},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4281063675880432},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4152452349662781},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4138597548007965},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4030018448829651},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37581074237823486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24021491408348083},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.22496667504310608},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1386493444442749},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2016.7417948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7417948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4242383160","https://openalex.org/W2154989823","https://openalex.org/W1917800633","https://openalex.org/W2357284929","https://openalex.org/W2112366950","https://openalex.org/W2115378302","https://openalex.org/W2171259878","https://openalex.org/W2078153887","https://openalex.org/W1862020018","https://openalex.org/W2031524324"],"abstract_inverted_index":{"Energy":[0],"efficiency":[1],"continues":[2],"to":[3,46],"be":[4],"a":[5,26,40,55,64,69,73],"key":[6],"driving":[7],"force":[8],"in":[9,15,68],"digital":[10,21],"circuits.":[11],"The":[12],"8":[13],"papers":[14,53],"this":[16],"session":[17],"describe":[18,54],"innovative":[19],"low-power":[20],"design":[22,35,88],"techniques.":[23],"Contributions":[24],"include":[25],"3D":[27],"circuit":[28],"using":[29],"an":[30,82],"asynchronous":[31],"network-on-chip,":[32],"two":[33],"new":[34],"approaches":[36],"for":[37,42,78],"LDOs,":[38],"and":[39,81,86],"technique":[41],"monitoring":[43],"delay":[44],"degradation":[45],"trigger":[47],"adaptive":[48],"voltage":[49],"scaling.":[50],"In":[51],"addition,":[52],"fully":[56],"integrated":[57],"PMU":[58],"with":[59],"switched":[60],"capacitor":[61],"DC-DC":[62],"converter,":[63],"balanced":[65],"charged-recycling":[66],"bus":[67],"16nm":[70],"FinFET":[71],"process,":[72],"Physically":[74],"Unclonable":[75],"Function":[76],"(PUF)":[77],"security":[79],"applications,":[80],"iRazor":[83],"error":[84],"detection":[85],"correction":[87],"approach.":[89]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}