{"id":"https://openalex.org/W2289393490","doi":"https://doi.org/10.1109/isscc.2016.7417902","title":"2.9 A 2GHz 244fs-resolution 1.2ps-Peak-INL edge-interpolator-based digital-to-time converter in 28nm CMOS","display_name":"2.9 A 2GHz 244fs-resolution 1.2ps-Peak-INL edge-interpolator-based digital-to-time converter in 28nm CMOS","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2289393490","doi":"https://doi.org/10.1109/isscc.2016.7417902","mag":"2289393490"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2016.7417902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7417902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113826627","display_name":"Sebastian Sievert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sebastian Sievert","raw_affiliation_strings":["Intel, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105359404","display_name":"Ofir Degani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ofir Degani","raw_affiliation_strings":["Intel, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071414375","display_name":"Assaf Ben-Bassat","orcid":"https://orcid.org/0009-0002-5203-8847"},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Assaf Ben-Bassat","raw_affiliation_strings":["Intel, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047229528","display_name":"Rotem Banin","orcid":"https://orcid.org/0000-0003-1043-7575"},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Rotem Banin","raw_affiliation_strings":["Intel, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058466731","display_name":"Ashoke Ravi","orcid":"https://orcid.org/0000-0001-8302-622X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashoke Ravi","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010748195","display_name":"B.-U. Klepser","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernd-Ulrich Klepser","raw_affiliation_strings":["Intel, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032431231","display_name":"Zdravko Boos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Zdravko Boos","raw_affiliation_strings":["Intel, Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034576088","display_name":"D. Schmitt\u2010Landsiedel","orcid":"https://orcid.org/0000-0002-4817-5139"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Doris Schmitt-Landsiedel","raw_affiliation_strings":["Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5113826627"],"corresponding_institution_ids":["https://openalex.org/I4210094487"],"apc_list":null,"apc_paid":null,"fwci":2.0214,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.87310538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"52","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7247772216796875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6477198600769043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6114753484725952},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6058356761932373},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5881279110908508},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5495317578315735},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5387751460075378},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.45335638523101807},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4481304883956909},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.4213160276412964},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41660866141319275},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.41637641191482544},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.4145057797431946},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33281654119491577},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2970961928367615},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26463407278060913},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26277992129325867},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2522325813770294},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2437327802181244},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19085150957107544},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1869448721408844},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.18515276908874512},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.1282954216003418},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11781126260757446},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.10132816433906555}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7247772216796875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6477198600769043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6114753484725952},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6058356761932373},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5881279110908508},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5495317578315735},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5387751460075378},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.45335638523101807},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4481304883956909},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.4213160276412964},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41660866141319275},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.41637641191482544},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.4145057797431946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33281654119491577},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2970961928367615},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26463407278060913},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26277992129325867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2522325813770294},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2437327802181244},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19085150957107544},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1869448721408844},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.18515276908874512},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.1282954216003418},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11781126260757446},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.10132816433906555},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2016.7417902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7417902","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7300000190734863,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W1989376602","https://openalex.org/W2057532062","https://openalex.org/W2072864093","https://openalex.org/W2788680135","https://openalex.org/W2907656675","https://openalex.org/W6757405961"],"related_works":["https://openalex.org/W2401428732","https://openalex.org/W1572462408","https://openalex.org/W4232628459","https://openalex.org/W2294981364","https://openalex.org/W2052455055","https://openalex.org/W2286776167","https://openalex.org/W2568248536","https://openalex.org/W2157123018","https://openalex.org/W2014421230","https://openalex.org/W2148647846"],"abstract_inverted_index":{"Digital-to-time":[0],"converters":[1],"(DTC)":[2],"generate":[3],"a":[4,7,15,35,81],"clock":[5],"with":[6],"time":[8],"delay":[9,90],"(or":[10],"phase":[11,43],"shift)":[12],"based":[13],"on":[14],"digital":[16],"input":[17],"code.":[18],"They":[19],"can":[20],"be":[21],"used":[22],"in":[23,28,45,52,72],"clock-and-data-recovery":[24],"(CDR)":[25],"circuits":[26],"[1,2],":[27],"the":[29,58,73],"feedback":[30],"or":[31,40],"reference":[32,59],"path":[33],"of":[34],"phase-locked":[36],"loop":[37],"(PLL)":[38],"[3,4]":[39],"as":[41],"direct":[42],"modulators":[44],"outphasing":[46],"transmitters":[47],"(OT)":[48],"[5].":[49],"While":[50],"DTCs":[51,65,76],"PLLs":[53],"often":[54,78],"operate":[55,69],"close":[56],"to":[57,68],"oscillator":[60],"frequency,":[61],"CDR":[62],"and":[63,88],"OT":[64],"are":[66,77],"required":[67],"at":[70],"frequencies":[71],"GHz":[74],"range.":[75],"built":[79],"using":[80],"multistage":[82],"segmented":[83],"architecture,":[84],"employing":[85],"separate":[86],"coarse":[87],"fine":[89],"tuning.":[91]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}