{"id":"https://openalex.org/W2289170916","doi":"https://doi.org/10.1109/isscc.2016.7417900","title":"2.7 A 0.003mm2 1.7-to-3.5GHz dual-mode time-interleaved ring-VCO achieving 90-to-150kHz 1/f3 phase-noise corner","display_name":"2.7 A 0.003mm2 1.7-to-3.5GHz dual-mode time-interleaved ring-VCO achieving 90-to-150kHz 1/f3 phase-noise corner","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2289170916","doi":"https://doi.org/10.1109/isscc.2016.7417900","mag":"2289170916"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2016.7417900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7417900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006541988","display_name":"Jun Yin","orcid":"https://orcid.org/0000-0002-4195-4551"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Jun Yin","raw_affiliation_strings":["University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026435756","display_name":"Franco Maloberti","orcid":"https://orcid.org/0000-0001-8596-7824"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Maloberti","raw_affiliation_strings":["University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":null,"type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Instituto Superior Tecnico, Lisbon, Portugal","University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"Instituto Superior Tecnico, Lisbon, Portugal","institution_ids":["https://openalex.org/I4387152517"]},{"raw_affiliation_string":"University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006541988"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":1.1026,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.79447227,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5568879246711731},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.514342188835144},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4355587363243103},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4336357116699219},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4198595881462097},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3920099437236786},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3499986231327057},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3413631319999695},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33137431740760803},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2223912477493286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15141704678535461},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.13464081287384033}],"concepts":[{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5568879246711731},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.514342188835144},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4355587363243103},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4336357116699219},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4198595881462097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3920099437236786},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3499986231327057},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3413631319999695},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33137431740760803},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2223912477493286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15141704678535461},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13464081287384033},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2016.7417900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2016.7417900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1994307413","https://openalex.org/W2075004943","https://openalex.org/W2093634133","https://openalex.org/W2097974193","https://openalex.org/W2118565267","https://openalex.org/W2587442922","https://openalex.org/W6669415149","https://openalex.org/W6674829980"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W3129408886","https://openalex.org/W4233090067","https://openalex.org/W2365946217","https://openalex.org/W1964543336","https://openalex.org/W2368638770","https://openalex.org/W2365449259","https://openalex.org/W2089131288","https://openalex.org/W2057338677","https://openalex.org/W1600405202"],"abstract_inverted_index":{"Ring-VCOs":[0],"(RVCOs)":[1],"[1]":[2],"have":[3,51],"been":[4],"avoided":[5],"for":[6,10,107,119],"over":[7,186],"a":[8,68,159,183,187],"decade":[9],"high-performance":[11],"RF":[12],"systems":[13],"due":[14],"to":[15,30,57,84,194,209,213],"their":[16,25],"much":[17],"lower":[18],"FOM":[19,60,185],"(<;165dB":[20],"[2])":[21],"than":[22],"that":[23],"of":[24,38,49,153,168,190],"LC":[26],"counterparts":[27],"from":[28],"low":[29],"high":[31,146],"frequency":[32,105,171,191],"offsets.":[33],"Yet,":[34],"as":[35],"the":[36,44,59,63,74,81,111,128,149,154,170,214],"cost":[37],"ultra-scaled":[39],"CMOS":[40],"technologies":[41],"is":[42,144,211],"escalating,":[43],"small-die-area":[45],"and":[46,174],"wide-tuning-range":[47],"advantages":[48],"RVCOs":[50],"attracted":[52],"more":[53],"attention":[54],"recently,":[55],"aiming":[56],"break":[58],"limit":[61],"at":[62],"system":[64],"level.":[65],"In":[66],"[2],":[67],"type-I":[69,112],"PLL":[70,113],"succeeds":[71],"in":[72,182],"suppressing":[73],"RVCO":[75,162],"phase":[76],"noise":[77,206],"(PN)":[78],"by":[79],"extending":[80,169],"loop":[82],"bandwidth":[83],"10MHz":[85],"(f":[86,135],"<sub":[87,93,136,140,199,203],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[88,94,102,131,137,141,200,204],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">ref</sub>":[89,95],"/20":[90],"\u2192":[91,179],"f":[92,198],"/2),":[96],"facilitating":[97],"an":[98],"ultra-compact":[99],"(0.015mm":[100],"<sup":[101,130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[103],")":[104,143],"synthesizer":[106],"2.4GHz":[108],"WLAN.":[109],"However,":[110],"only":[114],"offers":[115,165],"20dB/dec":[116],"phase-noise":[117],"suppression":[118],"its":[120],"RVCO.":[121],"Thus,":[122],"despite":[123],"using":[124],"large":[125],"transistors":[126],"(36/0.28\u03bcm),":[127],"1/f":[129],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[132],"PN":[133],"corner":[134,177,207],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sub>":[138,201],"/f":[139,202],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sub>":[142,205],"still":[145],"(~4MHz),":[147],"degrading":[148],"overall":[150],"jitter":[151],"performance":[152],"PLL.":[155],"This":[156],"paper":[157],"proposes":[158],"dual-mode":[160],"time-interleaved":[161],"(TI-RVCO).":[163],"It":[164],"interesting":[166],"properties":[167],"tuning":[172],"range":[173,189],"reducing":[175],"f1/f3":[176],"(~1MHz":[178],"~100kHz),":[180],"resulting":[181],"better":[184],"wide":[188],"offsets":[192],"(10kHz":[193],"1MHz).":[195],"The":[196],"achieved":[197],"(~90kHz":[208],"150kHz)":[210],"comparable":[212],"state-of-the-art":[215],"LC-VCOs":[216],"[3,":[217],"4].":[218]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}