{"id":"https://openalex.org/W2056154967","doi":"https://doi.org/10.1109/isscc.2015.7063035","title":"15.5 A 0.6V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16× spatial redundancy in 14nm FinFET technology","display_name":"15.5 A 0.6V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16× spatial redundancy in 14nm FinFET technology","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W2056154967","doi":"https://doi.org/10.1109/isscc.2015.7063035","mag":"2056154967"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2015.7063035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7063035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100368298","display_name":"Sung\u2010Jin Kim","orcid":"https://orcid.org/0000-0003-4469-3024"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sung-Jin Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102881639","display_name":"Wooseok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wooseok Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031382543","display_name":"Minyoung Song","orcid":"https://orcid.org/0000-0002-8036-3965"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minyoung Song","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100462759","display_name":"Jihyun Kim","orcid":"https://orcid.org/0000-0001-8493-2881"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jihyun Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058392128","display_name":"Tae-Ik Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taeik Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101850552","display_name":"Hojin Park","orcid":"https://orcid.org/0000-0001-5581-6427"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hojin Park","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100368298"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":3.3539,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.92782964,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6596308946609497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6504340767860413},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.607515811920166},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6063841581344604},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.47676926851272583},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.42324429750442505},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26578986644744873},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22485196590423584},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1515006422996521}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6596308946609497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6504340767860413},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.607515811920166},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6063841581344604},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.47676926851272583},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.42324429750442505},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26578986644744873},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22485196590423584},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1515006422996521},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C502989409","wikidata":"https://www.wikidata.org/wiki/Q11425","display_name":"Animation","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2015.7063035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7063035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2064962291","https://openalex.org/W2120912680","https://openalex.org/W2134713152","https://openalex.org/W2164828660","https://openalex.org/W6684221834"],"related_works":["https://openalex.org/W3135664810","https://openalex.org/W2532945253","https://openalex.org/W2013018694","https://openalex.org/W3081098926","https://openalex.org/W3040723335","https://openalex.org/W2034081673","https://openalex.org/W2125923918","https://openalex.org/W4238893059","https://openalex.org/W2011205319","https://openalex.org/W2106383430"],"abstract_inverted_index":{"A":[0,73],"time-to-digital":[1],"converter":[2],"(TDC)":[3],"is":[4,53],"a":[5,47,157],"key":[6],"element":[7],"for":[8],"the":[9,38,108,111,116,140,146],"digitization":[10],"of":[11,41,115,145],"timing":[12],"information":[13],"in":[14],"modern":[15],"mixed-signal":[16],"circuits":[17],"such":[18],"as":[19],"digital":[20],"PLLs,":[21],"DLLs,":[22],"ADCs,":[23],"and":[24,58,91,142,160,171],"on-chip":[25],"jitter-monitoring":[26],"circuits.":[27],"To":[28],"build":[29],"high-resolution":[30],"TDCs,":[31],"many":[32],"researchers":[33],"have":[34],"focused":[35],"on":[36,110],"minimizing":[37],"unit":[39,113],"delay":[40,56,62,97,114],"quantization.":[42],"Vernier":[43],"delay-line-based":[44],"TDCs":[45,104],"are":[46,71],"good":[48],"example.":[49],"Their":[50],"performance,":[51],"however,":[52],"limited":[54],"by":[55,118],"variation":[57],"random":[59],"mismatch":[60],"among":[61],"cells,":[63],"unless":[64],"additional":[65,135],"error":[66],"correction":[67],"or":[68,132,149],"external":[69],"control":[70],"applied.":[72],"time-domain":[74],"successive-approximation":[75],"scheme":[76],"could":[77],"be":[78,122,130],"an":[79,123],"option":[80],"to":[81,93,129,133,139],"achieve":[82],"high":[83],"resolution":[84],"but":[85],"it":[86],"consumes":[87],"too":[88],"much":[89],"power":[90],"area":[92],"generate":[94],"precisely":[95],"tuned":[96],"cells.":[98],"In":[99,152],"another":[100],"case,":[101],"time-amplifier-based":[102],"multi-step":[103],"that":[105],"can":[106],"alleviate":[107],"requirement":[109],"minimum":[112],"quantization":[117],"time-difference":[119],"amplification,":[120],"may":[121],"attractive":[124],"option.":[125],"However":[126],"these":[127],"tend":[128],"power-hungry":[131],"require":[134],"calibration":[136],"circuitries":[137],"due":[138],"inaccuracy":[141],"PVT":[143],"vulnerability":[144],"time":[147,150],"amplifier":[148],"register.":[151],"this":[153],"paper,":[154],"we":[155],"present":[156],"simple,":[158],"low-power,":[159],"PVT-variation-tolerant":[161],"TDC":[162],"architecture":[163],"without":[164],"any":[165],"calibration,":[166],"using":[167],"stochastic":[168],"phase":[169],"interpolation":[170],"16\u00d7":[172],"spatial":[173],"redundancy.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}