{"id":"https://openalex.org/W1972698597","doi":"https://doi.org/10.1109/isscc.2015.7063028","title":"14.8 A 0.009mm<sup>2</sup> 2.06mW 32-to-2000MHz 2<sup>nd</sup>-order ΔΣ analogous bang-bang digital PLL with feed-forward delay-locked and phase-locked operations in 14nm FinFET technology","display_name":"14.8 A 0.009mm<sup>2</sup> 2.06mW 32-to-2000MHz 2<sup>nd</sup>-order ΔΣ analogous bang-bang digital PLL with feed-forward delay-locked and phase-locked operations in 14nm FinFET technology","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1972698597","doi":"https://doi.org/10.1109/isscc.2015.7063028","mag":"1972698597"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2015.7063028","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7063028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031382543","display_name":"Minyoung Song","orcid":"https://orcid.org/0000-0002-8036-3965"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Minyoung Song","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058392128","display_name":"Tae-Ik Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taeik Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100462759","display_name":"Jihyun Kim","orcid":"https://orcid.org/0000-0001-8493-2881"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jihyun Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102881639","display_name":"Wooseok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wooseok Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100368298","display_name":"Sung\u2010Jin Kim","orcid":"https://orcid.org/0000-0003-4469-3024"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Jin Kim","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101850552","display_name":"Hojin Park","orcid":"https://orcid.org/0000-0001-5581-6427"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hojin Park","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea",", Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":", Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5031382543"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.05481953,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7662193179130554},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.7020397186279297},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6351652145385742},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6107684373855591},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5775521397590637},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5732409954071045},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5454398989677429},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5243825316429138},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5144660472869873},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4511619210243225},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40658053755760193},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3464037775993347}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7662193179130554},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.7020397186279297},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6351652145385742},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6107684373855591},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5775521397590637},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5732409954071045},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5454398989677429},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5243825316429138},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5144660472869873},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4511619210243225},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40658053755760193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3464037775993347},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2015.7063028","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7063028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1973824493","https://openalex.org/W2036186630","https://openalex.org/W2057579915","https://openalex.org/W2141415096","https://openalex.org/W2146606114","https://openalex.org/W2164828660","https://openalex.org/W6681887207","https://openalex.org/W6684221834"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W1994021281","https://openalex.org/W2103754166","https://openalex.org/W2043945969","https://openalex.org/W2139484866","https://openalex.org/W2082469970","https://openalex.org/W2058003010"],"abstract_inverted_index":{"The":[0,150],"race":[1],"to":[2,19,22,46,48,52,73,99,128,134,164,187,227,271],"deep":[3],"sub-micron":[4],"CMOS":[5],"technology":[6,71],"has":[7,118,133,202],"resulted":[8],"in":[9,12,55,89,204,257],"a":[10,16,20,34,109,119,155,171,211,218,237,255,262],"change":[11],"device":[13,62],"architectures,":[14],"from":[15,138,145,248],"planar":[17],"structure":[18],"FinFET":[21,259],"achieve":[23,74],"decreased":[24],"leakage,":[25],"further":[26],"downscaling,":[27],"and":[28,61,77,83,126,142,170,182,208,224,267],"better":[29],"sub-threshold":[30],"slope,":[31],"even":[32],"under":[33],"lower":[35,78],"power":[36,183,209],"supply.":[37],"Downscaling":[38],"trends":[39],"have":[40],"forced":[41],"the":[42,49,65,69,146,160,197,232,242,249],"analog":[43,87,130],"semiconductor":[44],"industry":[45],"move":[47],"digital":[50,115,193],"domain":[51],"maintain":[53],"functionality":[54],"light":[56],"of":[57,68,154,200,206,236],"increasing":[58],"short-channel":[59],"effects":[60],"mismatch.":[63],"Furthermore,":[64],"main":[66],"goal":[67],"new":[70],"is":[72,124,157,239],"faster":[75],"speed":[76],"cost.":[79],"In":[80,230],"leading-edge":[81],"processes":[82],"design":[84],"environments,":[85],"conventional":[86],"PLLs":[88,98],"systems-on-chip":[90],"(SoCs)":[91],"are":[92],"being":[93],"replaced":[94],"by":[95,159,241],"digitally":[96],"operated":[97],"meet":[100,188],"clock":[101],"requirements":[102],"for":[103],"optimal":[104],"overall":[105],"system":[106],"performance.":[107],"While":[108],"widely":[110],"used":[111],"time-to-digital":[112],"converter":[113],"(TDC)-based":[114],"PLL":[116,194],"(TDC-DPLL)":[117],"linear":[120],"loop":[121],"characteristic,":[122],"which":[123,245],"simple":[125],"analogous":[127],"well-known":[129],"PLLs,":[131],"it":[132],"overcome":[135],"noise":[136,144,152,165,174,189,234],"issues":[137],"TDC":[139,161],"quantization":[140],"error":[141],"phase":[143],"digitally-controlled":[147],"oscillator":[148],"(DCO).":[149],"in-band":[151,233],"floor":[153,235],"TDC-DPLL":[156],"determined":[158],"resolution.":[162],"Thanks":[163],"shaping":[166],"techniques":[167],"with":[168],"oversampling":[169],"pipelined":[172],"architecture,":[173],"performance":[175],"can":[176],"be":[177,185],"improved.":[178],"However,":[179,213],"significant":[180],"area":[181,207],"must":[184],"spent":[186],"requirements.":[190],"A":[191],"bang-bang-based":[192],"(BB-DPLL),":[195],"as":[196],"alternative":[198],"type":[199],"DPLL":[201],"advantages":[203],"terms":[205],"over":[210],"TDC-DPLL.":[212],"its":[214],"non-linear":[215],"operation":[216],"implies":[217],"longer":[219],"lock":[220],"time,":[221],"limit-cycle":[222],"noise,":[223],"high":[225],"sensitivity":[226],"DCO":[228,250],"noise.":[229,251],"addition,":[231],"BB-DPLL":[238,256],"dominated":[240],"input-tracking":[243],"jitter,":[244],"mainly":[246],"arises":[247],"This":[252],"paper":[253],"presents":[254],"14nm":[258],"technology,":[260],"combining":[261],"feed-forward":[263],"delay-locked":[264],"part":[265,269],"(FFDLP)":[266],"phase-locked":[268],"(PLP)":[270],"mitigate":[272],"aforementioned":[273],"weaknesses.":[274]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}