{"id":"https://openalex.org/W2019930452","doi":"https://doi.org/10.1109/isscc.2015.7062982","title":"Session 10 overview: Advanced wireline techniques and PLLs: Wireline subcommittee","display_name":"Session 10 overview: Advanced wireline techniques and PLLs: Wireline subcommittee","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W2019930452","doi":"https://doi.org/10.1109/isscc.2015.7062982","mag":"2019930452"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2015.7062982","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7062982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110033940","display_name":"G. den Besten","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Gerrit den Besten","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, The Netherlands","[NXP Semiconductors, Eindhoven, The Netherlands.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors, Eindhoven, The Netherlands.]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082643370","display_name":"A. Amerasekera","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ajith Amerasekera","raw_affiliation_strings":["Texas Instruments, Dallas, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Dallas, TX","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06081744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9516000151634216,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.968749463558197},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.8418568968772888},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6477956175804138},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6031050682067871},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4995758533477783},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4178866147994995},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4173696041107178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3596283197402954},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.352590948343277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27613091468811035},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21504440903663635},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1813928782939911}],"concepts":[{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.968749463558197},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.8418568968772888},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6477956175804138},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6031050682067871},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4995758533477783},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4178866147994995},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4173696041107178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3596283197402954},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.352590948343277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27613091468811035},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21504440903663635},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1813928782939911},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2015.7062982","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7062982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2368190399","https://openalex.org/W4200241224","https://openalex.org/W2374510365","https://openalex.org/W1964703610","https://openalex.org/W2759444425","https://openalex.org/W2085787479","https://openalex.org/W4246159570","https://openalex.org/W2381888053","https://openalex.org/W2324994223","https://openalex.org/W2527653927"],"abstract_inverted_index":{"How":[0],"many":[1],"Gb/s":[2],"can":[3],"you":[4],"suck":[5],"through":[6],"a":[7,12,59,67],"straw?":[8],"Can":[9],"we":[10],"make":[11],"smartphone":[13],"out":[14],"of":[15],"Lego-like":[16],"blocks?":[17],"To":[18],"answer":[19],"these":[20],"questions":[21],"and":[22,75,89],"more,":[23],"this":[24],"session":[25,37,57],"presents":[26],"several":[27],"unconventional":[28],"approaches":[29,84],"for":[30,44,71],"data":[31],"links":[32,48],"in":[33,41,53,85],"emerging":[34],"applications.":[35],"The":[36,56,78],"also":[38],"shows":[39],"innovations":[40],"transceiver":[42],"techniques":[43,70],"more":[45],"conventional":[46],"communication":[47],"as":[49,51],"well":[50],"advances":[52],"PLL":[54],"design.":[55],"includes":[58],"plastic":[60],"waveguide":[61],"link":[62],"with":[63],"an":[64],"on-chip":[65],"coupler,":[66],"non-contact":[68],"interface,":[69],"multi-drop":[72],"memory":[73],"buses,":[74],"14-nm":[76],"designs.":[77],"final":[79],"three":[80],"papers":[81],"describe":[82],"new":[83],"injection-locked":[86],"clock":[87],"multipliers":[88],"fractional-N":[90],"PLLs.":[91]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}