{"id":"https://openalex.org/W1966058111","doi":"https://doi.org/10.1109/isscc.2015.7062963","title":"7.5 A 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","display_name":"7.5 A 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W1966058111","doi":"https://doi.org/10.1109/isscc.2015.7062963","mag":"1966058111"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2015.7062963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7062963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103020387","display_name":"Hiroki Noguchi","orcid":"https://orcid.org/0000-0003-1659-1389"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroki Noguchi","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034034258","display_name":"Kazutaka Ikegami","orcid":"https://orcid.org/0000-0002-6234-4568"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutaka Ikegami","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044735538","display_name":"K. Kushida","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiichi Kushida","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004388848","display_name":"Keiko Abe","orcid":"https://orcid.org/0000-0001-5844-8199"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiko Abe","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037392839","display_name":"Shogo Itai","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shogo Itai","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111938114","display_name":"Satoshi Takaya","orcid":"https://orcid.org/0000-0001-9402-1694"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Takaya","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109190190","display_name":"Naoharu Shimomura","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoharu Shimomura","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031270865","display_name":"Junichi Ito","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Junichi Ito","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080211932","display_name":"Atsushi Kawasumi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsushi Kawasumi","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105675534","display_name":"Hiroyuki Hara","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Hara","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111734510","display_name":"Shinobu Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinobu Fujita","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5103020387"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":12.5822,"has_fulltext":false,"cited_by_count":96,"citation_normalized_percentile":{"value":0.99073313,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7883375883102417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5801030397415161},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5625149607658386},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.505992591381073},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.496368944644928},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.48074865341186523},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4382014572620392},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38186049461364746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34914106130599976},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30072271823883057},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24307191371917725},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22740969061851501},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.11026749014854431}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7883375883102417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5801030397415161},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5625149607658386},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.505992591381073},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.496368944644928},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.48074865341186523},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4382014572620392},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38186049461364746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34914106130599976},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30072271823883057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24307191371917725},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22740969061851501},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.11026749014854431}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2015.7062963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7062963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1997012625","https://openalex.org/W2075278406","https://openalex.org/W2159389783"],"related_works":["https://openalex.org/W2342993049","https://openalex.org/W4239024842","https://openalex.org/W4386492288","https://openalex.org/W2783549708","https://openalex.org/W3092470009","https://openalex.org/W1993178305","https://openalex.org/W2601736132","https://openalex.org/W2152889779","https://openalex.org/W2700018028","https://openalex.org/W2548322003"],"abstract_inverted_index":{"Nonvolatile":[0],"memory,":[1],"spin-transfer":[2],"torque":[3],"magnetoresistive":[4],"RAM":[5,73,112,171],"(STT-MRAM)":[6],"is":[7,44],"being":[8],"developed":[9],"to":[10,157,170],"realize":[11],"nonvolatile":[12],"working":[13],"memory":[14,60],"because":[15,109],"it":[16],"provides":[17],"high-speed":[18,72,111],"accesses,":[19],"high":[20,117],"endurance,":[21],"and":[22,86,163,167],"CMOS-logic":[23],"compatibility.":[24],"Furthermore,":[25],"programming":[26],"current":[27,58,119],"has":[28],"been":[29],"reduced":[30],"drastically":[31],"by":[32,55],"developing":[33],"the":[34,79,87,100,110,125],"advanced":[35],"perpendicular":[36,49],"STT-MRAM":[37,40,50,91,137],"[1].":[38],"Several-megabit":[39],"with":[41,63,144],"sub-5ns":[42],"operation":[43],"demonstrated":[45],"in":[46,59,120],"[2].":[47],"Advanced":[48],"achieve":[51],"\u223c3\u00d7":[52],"power":[53,89,102,165],"saving":[54],"reducing":[56,174],"leakage":[57,101,118,175],"cells":[61],"compared":[62],"SRAM":[64],"for":[65,95,150,173],"last":[66],"level":[67],"cache":[68],"(LLC)":[69],"[3].":[70],"Such":[71],"applications,":[74],"however,":[75],"entail":[76],"several":[77],"issues:":[78],"probability":[80],"of":[81,90,103,128],"read":[82,152],"disturbance":[83],"error":[84],"increases":[85],"active":[88,160],"must":[92,106],"be":[93,107],"decreased":[94],"higher":[96],"access":[97],"speed.":[98],"Moreover,":[99],"peripheral":[104,121],"circuits":[105],"decreased,":[108],"requires":[113],"high-performance":[114],"transistors":[115],"having":[116],"circuitry":[122],"[4],":[123],"limiting":[124],"energy":[126],"efficiency":[127],"STT-MRAM.":[129],"To":[130],"resolve":[131],"these":[132],"issues,":[133],"this":[134],"paper":[135],"presents":[136],"circuit":[138],"designs:":[139],"a":[140,154],"short":[141],"read-pulse":[142],"generator":[143],"small":[145],"overhead":[146],"using":[147],"hierarchical":[148],"bitline":[149],"eliminating":[151],"disturbance,":[153],"charge-optimization":[155],"scheme":[156],"avoid":[158],"excessive":[159],"charging/discharging":[161],"power,":[162],"ultra-fast":[164],"gating":[166],"power-on":[168],"adaptive":[169],"status":[172],"power.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":18},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":20},{"year":2015,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}