{"id":"https://openalex.org/W2063004407","doi":"https://doi.org/10.1109/isscc.2015.7062958","title":"Session 7 overview: Non-volatile memory solutions: Memory subcommittee","display_name":"Session 7 overview: Non-volatile memory solutions: Memory subcommittee","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W2063004407","doi":"https://doi.org/10.1109/isscc.2015.7062958","mag":"2063004407"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2015.7062958","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7062958","pdf_url":"https://ieeexplore.ieee.org/ielx7/7054075/7062838/07062958.pdf","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/7054075/7062838/07062958.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063387912","display_name":"Fatih Hamzaoglu","orcid":"https://orcid.org/0000-0003-3500-5007"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fatih Hamzaoglu","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103754118","display_name":"Takashi Kono","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Kono","raw_affiliation_strings":["Renesas Electronics, Hyogo, Japan","[Renesas Electronics, Hyogo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"[Renesas Electronics, Hyogo, Japan]","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10171949,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9628000259399414,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6860166192054749},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6471109390258789},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.625196099281311},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.60848069190979},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5972819328308105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5560061931610107},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5537277460098267},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5205132365226746},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.5198548436164856},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4345090985298157},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4185991883277893},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4060332775115967},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3755358159542084},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.36405637860298157},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.30612194538116455},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.24746739864349365},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21449533104896545}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6860166192054749},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6471109390258789},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.625196099281311},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.60848069190979},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5972819328308105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5560061931610107},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5537277460098267},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5205132365226746},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.5198548436164856},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4345090985298157},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4185991883277893},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4060332775115967},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3755358159542084},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.36405637860298157},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.30612194538116455},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.24746739864349365},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21449533104896545},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2015.7062958","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7062958","pdf_url":"https://ieeexplore.ieee.org/ielx7/7054075/7062838/07062958.pdf","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/isscc.2015.7062958","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc.2015.7062958","pdf_url":"https://ieeexplore.ieee.org/ielx7/7054075/7062838/07062958.pdf","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2063004407.pdf","grobid_xml":"https://content.openalex.org/works/W2063004407.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1494152240","https://openalex.org/W1030357071","https://openalex.org/W2171888576","https://openalex.org/W2077606475","https://openalex.org/W2188534734","https://openalex.org/W1981423095","https://openalex.org/W1572401189","https://openalex.org/W2136485767","https://openalex.org/W4238754064","https://openalex.org/W2199137887"],"abstract_inverted_index":{"Strong":[0],"demand":[1],"for":[2,35,58,95],"high-density":[3],"low-power":[4],"and":[5,19,97,106,119,138],"reliable":[6,73,98],"non-volatile":[7],"Memory":[8],"(NVM)":[9],"Solutions":[10],"continues":[11],"to":[12,70,82,116,130],"enable":[13],"data":[14],"centers,":[15],"advanced":[16],"automotive":[17,59],"control,":[18],"wearables.":[20],"In":[21],"ISSCC":[22],"2015,":[23],"a":[24],"new":[25],"64Gb":[26],"MLC":[27],"Flash":[28,54,86],"in":[29],"15nm":[30],"CMOS":[31],"technology":[32,55],"is":[33,43,56,80,93],"optimized":[34],"low":[36],"power.":[37],"Another":[38],"128Gb":[39,85],"V-NAND":[40],"with":[41,101],"3b/cell":[42],"introduced":[44],"at":[45,87],"1Gb/s":[46],"I/O":[47],"rate.":[48],"A":[49,76],"high-speed":[50,72,96,112],"28nm":[51],"embedded":[52],"SG-MONOS":[53],"developed":[57],"industry.":[60],"Aside":[61],"from":[62],"memory":[63],"technology,":[64],"system":[65],"level":[66,124],"innovations":[67],"are":[68,128],"critical":[69],"achieve":[71,131],"NVM":[74],"solutions.":[75],"frequency-boosting":[77],"interface":[78],"chip":[79],"shown":[81,129],"stack":[83],"16-die":[84],"1GB/s":[88],"interface.":[89],"An":[90],"SSD":[91,100],"controller":[92],"implemented":[94],"enterprise-level":[99],"TLC":[102],"Flash.":[103],"As":[104],"SRAM":[105,137],"DRAM":[107],"scaling":[108],"faces":[109],"serious":[110],"challenges,":[111],"emerging":[113],"memories":[114],"needed":[115],"continue":[117],"area":[118],"cost":[120],"reduction.":[121],"Two":[122],"Mb":[123],"STTRAM":[125],"macro":[126],"papers":[127],"sub-10ns":[132],"read":[133],"speed,":[134],"potentially":[135],"replacing":[136],"DRAM.":[139]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}