{"id":"https://openalex.org/W2021697050","doi":"https://doi.org/10.1109/isscc.2014.6757540","title":"F1: Digitally assisted analog and analog-assisted digital in high-performance scaled CMOS process","display_name":"F1: Digitally assisted analog and analog-assisted digital in high-performance scaled CMOS process","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2021697050","doi":"https://doi.org/10.1109/isscc.2014.6757540","mag":"2021697050"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113629781","display_name":"Xicheng Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xicheng Jiang","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113629781","display_name":"Xicheng Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xicheng Jiang","raw_affiliation_strings":["Broadcom, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"Broadcom, Irvine, CA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012770413","display_name":"P. Malcovati","orcid":"https://orcid.org/0000-0001-6514-9672"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Piero Malcovati","raw_affiliation_strings":["University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025438151","display_name":"Vladimir Stojanovi\u0107","orcid":"https://orcid.org/0000-0001-7233-6863"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Vladimir Stojanovic","raw_affiliation_strings":["University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097172918","display_name":"Tetsuya Lizuka","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Lizuka","raw_affiliation_strings":["University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5113629781"],"corresponding_institution_ids":["https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":0.36996174,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67495183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"510","last_page":"511"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7645004987716675},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6879652142524719},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6125588417053223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5898208618164062},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5840730667114258},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5733091235160828},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.530772864818573},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5260577201843262},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5071454048156738},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49336734414100647},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.45274975895881653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33693140745162964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3085669279098511},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.30123400688171387},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1389653980731964}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7645004987716675},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6879652142524719},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6125588417053223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5898208618164062},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5840730667114258},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5733091235160828},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.530772864818573},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5260577201843262},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5071454048156738},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49336734414100647},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.45274975895881653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33693140745162964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3085669279098511},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.30123400688171387},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1389653980731964},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2116226449","https://openalex.org/W1493881961","https://openalex.org/W1981652693","https://openalex.org/W133135164","https://openalex.org/W1862020018","https://openalex.org/W2008534674","https://openalex.org/W2103066250","https://openalex.org/W2076925294","https://openalex.org/W2140208173","https://openalex.org/W2422288158"],"abstract_inverted_index":{"Digitally":[0],"assisted":[1],"analog":[2,46,62,70],"and":[3,13,18,31,47,77,111,114,125],"analog-assisted":[4],"digital":[5,49,59,73],"techniques":[6,63,74,98],"are":[7,40],"increasingly":[8],"needed":[9],"in":[10,91,107,120],"future":[11,119],"circuit":[12,97],"system":[14],"designs,":[15,113],"as":[16],"FinFET":[17],"FD-SOI":[19],"replace":[20],"planar":[21],"CMOS":[22,94,104],"technology":[23,106],"at":[24],"the":[25,42,45,48,83,118,121],"advanced":[26],"process":[27,105],"nodes":[28],"of":[29,36,82,102,123],"20nm":[30],"beyond.":[32],"The":[33,80],"intrinsic":[34],"features":[35],"these":[37],"new":[38],"devices":[39],"lowering":[41],"barrier":[43],"between":[44],"worlds,":[50],"allowing":[51],"unprecedented":[52],"performance":[53],"to":[54,86],"be":[55],"achieved":[56],"by":[57,68],"assisting":[58,69],"circuits":[60,71],"with":[61,72],"(e.g.":[64,75],"body":[65],"bias)":[66],"or":[67],"calibration":[76],"run-time":[78],"control).":[79],"objective":[81],"forum":[84],"is":[85],"discuss":[87],"practical":[88],"design":[89],"considerations":[90],"high-performance":[92],"scaled":[93,103],"processes,":[95],"established":[96],"that":[99],"take":[100],"advantage":[101],"analog,":[108],"digital,":[109],"RF":[110],"SoC":[112],"an":[115],"outlook":[116],"for":[117],"context":[122],"challenges":[124],"solutions.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}