{"id":"https://openalex.org/W2012162936","doi":"https://doi.org/10.1109/isscc.2014.6757506","title":"26.4 A 25.6Gb/s differential and DDR4/GDDR5 dual-mode transmitter with digital clock calibration in 22nm CMOS","display_name":"26.4 A 25.6Gb/s differential and DDR4/GDDR5 dual-mode transmitter with digital clock calibration in 22nm CMOS","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2012162936","doi":"https://doi.org/10.1109/isscc.2014.6757506","mag":"2012162936"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062381369","display_name":"Tzu-Chien Hsueh","orcid":"https://orcid.org/0000-0002-8596-6976"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tzu-Chien Hsueh","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023328166","display_name":"Ganesh Balamurugan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ganesh Balamurugan","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090419770","display_name":"James Jaussi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Jaussi","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018886631","display_name":"Sami Hyvonen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sami Hyvonen","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035029367","display_name":"Joseph Kennedy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Kennedy","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026246923","display_name":"Gokce Keskin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gokce Keskin","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063619997","display_name":"Tawfiq Musah","orcid":"https://orcid.org/0000-0002-6703-9490"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tawfiq Musah","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048584348","display_name":"Sudip Shekhar","orcid":"https://orcid.org/0000-0003-0383-1929"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Sudip Shekhar","raw_affiliation_strings":["University of British Columbia, Vancouver, Canada","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014322271","display_name":"Rajesh Inti","orcid":"https://orcid.org/0000-0003-4269-9086"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Inti","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056832262","display_name":"Shreyas Sen","orcid":"https://orcid.org/0000-0001-5566-8946"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shreyas Sen","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053540874","display_name":"Mozhgan Mansuri","orcid":"https://orcid.org/0000-0002-0277-7775"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mozhgan Mansuri","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010693797","display_name":"Clark Roberts","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clark Roberts","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089280659","display_name":"Bryan Casper","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bryan Casper","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5959973335266113},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5894405841827393},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4984409809112549},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4547750651836395},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.4315629005432129},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.429738312959671},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.4213172197341919},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41387641429901123},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.41217175126075745},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.38762491941452026},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3587007224559784},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29769083857536316},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2571563124656677},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2476496696472168},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2082759439945221},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12629017233848572}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5959973335266113},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5894405841827393},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4984409809112549},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4547750651836395},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.4315629005432129},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.429738312959671},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4213172197341919},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41387641429901123},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.41217175126075745},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.38762491941452026},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3587007224559784},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29769083857536316},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2571563124656677},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2476496696472168},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2082759439945221},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12629017233848572}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1986315961","https://openalex.org/W2019196754","https://openalex.org/W2021283610"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W2142941833","https://openalex.org/W2181798140","https://openalex.org/W4285257158","https://openalex.org/W4239620147","https://openalex.org/W2898989424","https://openalex.org/W1928025959","https://openalex.org/W2562656030","https://openalex.org/W4318328868","https://openalex.org/W1999970010"],"abstract_inverted_index":{"A":[0,62],"wide":[1],"range":[2],"of":[3,34,72],"memory":[4,60,64,75,99],"configurations":[5],"exist":[6],"in":[7,136,168],"today's":[8],"high-speed":[9,45,97,121],"digital":[10,175,181],"systems":[11],"to":[12,30,95,115,126,165,184],"meet":[13,31,68],"platform-specific":[14],"bandwidth,":[15],"power,":[16],"capacity,":[17],"and":[18,26,38,57,82,89,172,188],"cost":[19,81],"constraints.":[20],"In":[21],"the":[22,32,69],"near":[23],"term,":[24],"DDR4":[25],"GDDR5":[27],"are":[28],"expected":[29],"needs":[33],"server,":[35],"client,":[36],"graphics":[37],"mobile":[39],"platforms":[40],"[1].":[41],"Differential":[42],"signaling":[43,70,123],"with":[44],"serial":[46],"I/O":[47,52],"enhancements":[48],"will":[49],"potentially":[50],"continue":[51],"performance":[53],"scaling":[54],"for":[55],"post-DDR4":[56],"future":[58],"buffered":[59],"solutions.":[61],"unified":[63],"interface":[65,100],"that":[66,108],"can":[67],"requirements":[71],"all":[73],"these":[74],"standards":[76],"offers":[77],"several":[78],"benefits:":[79],"reduced":[80],"design":[83,87,141],"time,":[84],"greater":[85],"platform":[86],"flexibility,":[88],"a":[90,96,105,145],"smoother":[91],"transition":[92],"from":[93],"DDR4/GDDR5":[94,146],"differential":[98,122],"[2].":[101],"This":[102],"paper":[103],"presents":[104],"dual-mode":[106],"TX":[107,170],"supports":[109],"single-ended":[110],"(SE)":[111],"1.2V-DDR4/1.5V-GDDR5":[112],"(hereafter":[113,124],"referred":[114,125],"as":[116,118,120,127],"DDR-mode)":[117],"well":[119],"HSD-mode),":[128],"which":[129],"is":[130],"implemented":[131,148],"using":[132,149],"only":[133,150],"thin-gate-oxide":[134],"devices":[135,152],"22nm":[137],"CMOS.":[138],"Other":[139],"key":[140],"features":[142],"include:":[143],"(a)":[144],"driver":[147,159],"active":[151],"(no":[153],"linearizing":[154],"resistors),":[155],"(b)":[156],"enhanced":[157],"voltage-mode":[158],"supply":[160],"regulation,":[161],"(c)":[162],"reconfigurable":[163],"logic":[164],"support":[166],"pre-emphasis":[167],"both":[169],"modes,":[171],"(d)":[173],"low-overhead":[174],"clock-calibration":[176],"techniques":[177],"based":[178],"on":[179],"asynchronous":[180],"sampling":[182],"(ADS)":[183],"improve":[185],"calibration":[186],"coverage":[187],"accuracy.":[189]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}