{"id":"https://openalex.org/W4232492666","doi":"https://doi.org/10.1109/isscc.2014.6757432","title":"16.1 A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid packet/circuit-switched 16×16 network-on-chip in 22nm tri-gate CMOS","display_name":"16.1 A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid packet/circuit-switched 16×16 network-on-chip in 22nm tri-gate CMOS","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W4232492666","doi":"https://doi.org/10.1109/isscc.2014.6757432"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090166397","display_name":"Gregory Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gregory Chen","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark A. Anders","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081032347","display_name":"Himanshu Kaul","orcid":"https://orcid.org/0000-0003-1586-7486"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075692568","display_name":"Sudhir Satpathy","orcid":"https://orcid.org/0000-0003-3511-3526"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhir K. Satpathy","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu K. Mathew","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109275074","display_name":"Steven K. Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven K. Hsu","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram K. Krishnamurthy","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shekhar Borkar","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.3187,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.94942803,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6001505851745605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5664389729499817},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5386900901794434},{"id":"https://openalex.org/keywords/circuit-switching","display_name":"Circuit switching","score":0.46411994099617004},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4165854752063751},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41330161690711975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3643070161342621},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3534896671772003},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31287887692451477},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24755337834358215},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24737578630447388},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1825295090675354}],"concepts":[{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6001505851745605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5664389729499817},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5386900901794434},{"id":"https://openalex.org/C74294265","wikidata":"https://www.wikidata.org/wiki/Q506273","display_name":"Circuit switching","level":2,"score":0.46411994099617004},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4165854752063751},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41330161690711975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3643070161342621},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3534896671772003},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31287887692451477},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24755337834358215},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24737578630447388},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1825295090675354}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323750","display_name":"Green Fund","ror":"https://ror.org/01vm69c87"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2004984689","https://openalex.org/W2017503457","https://openalex.org/W2047642791","https://openalex.org/W2072607061","https://openalex.org/W6651605276","https://openalex.org/W6654834059","https://openalex.org/W6662364431"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W1508592555","https://openalex.org/W2144402314","https://openalex.org/W2617502113","https://openalex.org/W2337711143","https://openalex.org/W2610873304","https://openalex.org/W1978275142","https://openalex.org/W3166128015","https://openalex.org/W2164715378","https://openalex.org/W1564158814"],"abstract_inverted_index":{"Energy-efficient":[0],"networks-on-chip":[1],"(NoCs)":[2],"are":[3],"key":[4],"enablers":[5],"for":[6,63,132,214],"exa-scale":[7],"computation":[8],"by":[9,84],"shifting":[10],"power":[11,60,100,229],"budget":[12],"from":[13,96,113],"communication":[14],"toward":[15],"computation.":[16],"As":[17],"core":[18],"counts":[19],"scale":[20],"into":[21],"the":[22],"100s,":[23],"on-chip":[24],"interconnect":[25],"fabrics":[26],"must":[27],"support":[28],"increasing":[29],"heterogeneity":[30],"and":[31,58,61,73,122,152,180,196,220],"voltage/clock":[32,142],"domains.":[33],"Synchronous":[34],"NoCs":[35,80],"require":[36],"either":[37],"a":[38,86,172,192,208],"single":[39],"clock":[40,48,53,64,77,88],"distributed":[41],"globally":[42],"or":[43],"clock-crossing":[44],"data":[45,68,98,109,123],"FIFOs":[46,69],"between":[47],"domains":[49],"[1].":[50],"A":[51,136],"global":[52],"requires":[54],"costly":[55],"full-chip":[56],"margining":[57],"significant":[59],"area":[62,74],"distribution,":[65],"while":[66],"synchronizing":[67],"add":[70],"power,":[71],"performance,":[72],"overhead":[75],"per":[76],"crossing.":[78],"Source-synchronous":[79],"mitigate":[81],"these":[82,130],"penalties":[83],"forwarding":[85],"local":[87],"along":[89],"with":[90,145,227],"each":[91],"packet,":[92],"but":[93,111],"still":[94],"suffer":[95],"high":[97],"storage":[99],"due":[101,117],"to":[102,118,162,178,202,225,231],"packet":[103],"switching.":[104],"Circuit":[105],"switching":[106,128],"removes":[107],"intra-route":[108],"storage,":[110],"suffers":[112],"low":[114],"network":[115,134],"utilization":[116],"serialized":[119],"channel":[120],"setup":[121],"transfer":[124],"[2].":[125],"Hybrid":[126],"packet/circuit":[127],"parallelizes":[129],"operations":[131],"higher":[133],"utilization.":[135],"16\u00d716":[137],"mesh,":[138],"112b":[139],"data,":[140],"256":[141],"domain":[143],"NoC":[144],"source-synchronous":[146,189],"operation,":[147,190],"hybrid":[148],"packet/circuit-switched":[149],"flow":[150],"control,":[151],"ultra-low-voltage":[153,222],"optimizations":[154],"is":[155],"fabricated":[156],"in":[157,175,183,199],"22nm":[158],"tri-gate":[159],"CMOS":[160],"[3]":[161],"enable:":[163],"i)":[164],"20.2Tb/s":[165],"total":[166],"throughput":[167],"at":[168,186,217],"0.9V,":[169],"25\u00b0C,":[170,219],"ii)":[171],"2.7\u00d7":[173],"increase":[174,198],"bisection":[176],"bandwidth":[177],"2.8Tb/s":[179],"93%":[181],"reduction":[182],"circuit-switched":[184],"latency":[185,194],"407ps/hop":[187],"through":[188,204],"iii)":[191],"62%":[193],"improvement":[195],"55%":[197],"energy":[200,210],"efficiency":[201,211],"7.0Tb/s/W":[203],"circuit":[205],"switching,":[206],"iv)":[207],"peak":[209],"of":[212],"18.3Tb/s/W":[213],"near-threshold":[215],"operation":[216,223],"430mV,":[218],"v)":[221],"down":[224],"340mV":[226],"router":[228],"scaling":[230],"363\u03bcW.":[232]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}