{"id":"https://openalex.org/W2014993833","doi":"https://doi.org/10.1109/isscc.2014.6757414","title":"13.3 20nm High-density single-port and dual-port SRAMs with wordline-voltage-adjustment system for read/write assists","display_name":"13.3 20nm High-density single-port and dual-port SRAMs with wordline-voltage-adjustment system for read/write assists","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2014993833","doi":"https://doi.org/10.1109/isscc.2014.6757414","mag":"2014993833"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757414","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088276903","display_name":"Makoto Yabuuchi","orcid":"https://orcid.org/0000-0003-1515-4726"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Makoto Yabuuchi","raw_affiliation_strings":["Renesas Electronics, Tokyo, Japan","Renesas Electron., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electron., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041951103","display_name":"Yasumasa Tsukamoto","orcid":"https://orcid.org/0000-0002-0963-6940"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasumasa Tsukamoto","raw_affiliation_strings":["Renesas Electronics, Tokyo, Japan","Renesas Electron., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electron., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105887279","display_name":"Masao Morimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Morimoto","raw_affiliation_strings":["Renesas Electronics, Tokyo, Japan","Renesas Electron., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electron., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100874528","display_name":"Miki Tanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Miki Tanaka","raw_affiliation_strings":["Renesas Electronics, Tokyo, Japan","Renesas Electron., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electron., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Renesas Electronics, Tokyo, Japan","Renesas Electron., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electron., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5088276903"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":4.1867,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.94616166,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"234","last_page":"235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9667324423789978},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9127116203308105},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7863172888755798},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6717320084571838},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5018212795257568},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4954167604446411},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49270156025886536},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4762566089630127},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46713829040527344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.439052939414978},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41338419914245605},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3319626450538635}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9667324423789978},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9127116203308105},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7863172888755798},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6717320084571838},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5018212795257568},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4954167604446411},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49270156025886536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4762566089630127},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46713829040527344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.439052939414978},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41338419914245605},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3319626450538635},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757414","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2008362573","https://openalex.org/W2014357578","https://openalex.org/W2139050268","https://openalex.org/W2165720303","https://openalex.org/W2564315205","https://openalex.org/W4244763807"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2085719533","https://openalex.org/W2048420745"],"abstract_inverted_index":{"Scaling":[0],"of":[1,10,23,68,172,180],"process":[2,90,251],"technology":[3,163],"is":[4,170,238],"inevitably":[5],"accompanied":[6],"by":[7,131],"the":[8,20,34,58,89,93,127,150,173,177,197,206,225,255,270],"increase":[9,33],"local":[11,66,137],"variation":[12,160],"in":[13,41,60,103,139,153,161,182,233,258],"transistor":[14],"characteristics,":[15],"which":[16,100,242],"has":[17],"been":[18,46],"deteriorating":[19],"operation":[21],"margin":[22,106,114,211],"SRAM.":[24],"This":[25,143],"trend":[26],"necessitates":[27],"assist":[28,54,145,243,271],"circuits":[29,146,272],"for":[30,57,82,196,279],"SRAM":[31,69,104,108,159,256,263,267,281],"to":[32,119,157,193,216,240,273],"immunity":[35,135],"against":[36,136],"variations,":[37],"and":[38,78,84,133,141,186,212,220,265],"many":[39],"papers":[40],"this":[42,49],"area":[43],"[1-4]":[44],"have":[45,203],"published.":[47],"In":[48,253],"paper,":[50],"we":[51],"present":[52],"an":[53],"circuit":[55],"suitable":[56],"SRAMs":[59],"20nm":[61],"generation.":[62],"Figure":[63,123],"13.3.1":[64,124],"compares":[65],"variations":[67,138],"cell":[70,184],"transistors,":[71],"pass-gate":[72],"NMOS":[73,76,94,120],"(PG),":[74],"pull-down":[75],"(PD)":[77],"pull-up":[79],"PMOS":[80],"(PU)":[81],"28":[83,140],"20nm,":[85],"showing":[86],"degradation":[87,102],"as":[88,111],"advances.":[91],"Noticeably,":[92],"transistors":[95],"become":[96],"worse":[97],"than":[98,121],"PMOS,":[99],"causes":[101],"operating":[105],"since":[107],"characteristics":[109],"such":[110],"static":[112],"noise":[113],"(SNM)":[115],"are":[116,191],"more":[117],"sensitive":[118],"PMOS.":[122],"also":[125],"shows":[126],"operational":[128],"window":[129],"enclosed":[130],"read":[132],"write":[134,198,210,231],"20nm.":[142],"indicates":[144],"must":[147],"perform":[148],"beyond":[149],"level":[151,169],"established":[152],"previously":[154],"published":[155],"work":[156],"address":[158],"advanced":[162],"nodes.":[164],"Lowering":[165,176],"wordline":[166],"(WL)":[167],"voltage":[168,179,208],"one":[171],"read-assist":[174],"approaches.":[175],"supply":[178],"PU":[181],"a":[183,221],"(ARVDD)":[185],"negative":[187,226],"bitline":[188],"(BL)":[189],"techniques":[190],"known":[192],"be":[194,246,274,277],"effective":[195,278],"operation.":[199],"These":[200],"techniques,":[201],"however,":[202],"side-effects:":[204],"lowering":[205,213],"WL":[207],"degrades":[209],"ARVDD":[214],"leads":[215],"higher":[217],"power":[218],"consumption":[219],"long":[222],"cycle-time.":[223],"Furthermore,":[224],"BL":[227],"technique":[228,244],"can":[229],"cause":[230],"errors":[232],"non-selected":[234],"columns.":[235],"Thus,":[236],"it":[237],"necessary":[239],"select":[241],"should":[245,276],"applied":[247,275],"depending":[248],"on":[249],"each":[250],"technology.":[252],"addition,":[254],"used":[257],"production":[259],"generally":[260],"include":[261],"single-port":[262],"(SP-SRAM)":[264],"dual-port":[266],"(DP-SRAM),":[268],"so":[269],"whole":[280],"family.":[282]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}