{"id":"https://openalex.org/W2027191919","doi":"https://doi.org/10.1109/isscc.2014.6757362","title":"6.1 memory and system architecture for 400Gb/s networking and beyond","display_name":"6.1 memory and system architecture for 400Gb/s networking and beyond","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2027191919","doi":"https://doi.org/10.1109/isscc.2014.6757362","mag":"2027191919"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085333319","display_name":"Dinesh Maheshwari","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]},{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]}],"countries":["JP","US"],"is_corresponding":true,"raw_author_name":"Dinesh Maheshwari","raw_affiliation_strings":["Cypress Semiconductor, San Jose, CA","[Cypress Semiconductor, San Jose, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cypress Semiconductor, San Jose, CA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085333319"],"corresponding_institution_ids":["https://openalex.org/I4210127281","https://openalex.org/I76610242"],"apc_list":null,"apc_paid":null,"fwci":1.6559,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.83548991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"116","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7678018808364868},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7183980345726013},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5909959077835083},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.578434944152832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5199562311172485},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5045548677444458},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4712149202823639},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4302060306072235},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4212546646595001},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4125826358795166},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40765875577926636},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39056459069252014},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.33063602447509766},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.301249235868454},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2981141209602356},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2962843179702759},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08127057552337646}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7678018808364868},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7183980345726013},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5909959077835083},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.578434944152832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5199562311172485},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5045548677444458},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4712149202823639},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4302060306072235},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4212546646595001},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4125826358795166},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40765875577926636},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39056459069252014},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.33063602447509766},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.301249235868454},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2981141209602356},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2962843179702759},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08127057552337646}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1603554804","https://openalex.org/W2138769693","https://openalex.org/W6635986632"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2268596372","https://openalex.org/W2557931434","https://openalex.org/W2023569851","https://openalex.org/W4393076761","https://openalex.org/W2065759842","https://openalex.org/W2132401245","https://openalex.org/W3089341786","https://openalex.org/W2041015482","https://openalex.org/W2173219398"],"abstract_inverted_index":{"Networking":[0,25],"relies":[1],"on":[2],"fast":[3],"line":[4,26,51,61],"card":[5],"packet":[6],"rates":[7],"that":[8],"are":[9,30,53],"directly":[10],"proportional":[11],"to":[12,28,35,64],"and":[13,32,42,55,68],"limited":[14],"by":[15],"the":[16,22,56,72],"Random":[17],"Transaction":[18],"Rate":[19],"(RTR)":[20],"of":[21],"memory":[23,57],"system.":[24],"cards":[27,52,62],"date":[29],"\u2264200Gb/s":[31],"were":[33],"able":[34],"use":[36],"memories":[37],"optimized":[38],"for":[39,46,59,70],"latency":[40],"(SRAM)":[41],"bandwidth":[43],"(SDRAM)":[44],"designed":[45,69],"computing":[47],"systems.":[48],"Next":[49],"generation":[50],"\u2265400Gb/s":[54],"system":[58],"these":[60],"need":[63],"be":[65],"explicitly":[66],"architected":[67],"delivering":[71],"required":[73],"high":[74],"RTR.":[75]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}