{"id":"https://openalex.org/W2028625707","doi":"https://doi.org/10.1109/isscc.2014.6757360","title":"5.8 A 3GHz 64b ARM v8 processor in 40nm bulk CMOS technology","display_name":"5.8 A 3GHz 64b ARM v8 processor in 40nm bulk CMOS technology","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2028625707","doi":"https://doi.org/10.1109/isscc.2014.6757360","mag":"2028625707"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113503476","display_name":"Alfred Yeung","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alfred Yeung","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068048125","display_name":"H. Partovi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Partovi","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003611466","display_name":"Qawi Harvard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qawi Harvard","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028192239","display_name":"L. Ravezzi","orcid":"https://orcid.org/0000-0003-2427-6311"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca Ravezzi","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006317886","display_name":"John Ngai","orcid":"https://orcid.org/0000-0002-1191-8971"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Ngai","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004331519","display_name":"Russ Homer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russ Homer","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047229066","display_name":"Matthew B. Ashcraft","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew Ashcraft","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006477993","display_name":"Greg Favor","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Favor","raw_affiliation_strings":["Applied Micro, Sunnyvale, CA","Appl. Micro, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Appl. Micro, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5113503476"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":4.4216,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.94486561,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"110","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6696407794952393},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6056102514266968},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5959314703941345},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5920720100402832},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5117778182029724},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45921963453292847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4278133809566498},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3608826994895935},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3441388010978699},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24397334456443787},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19249087572097778}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6696407794952393},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6056102514266968},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5959314703941345},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5920720100402832},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5117778182029724},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45921963453292847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4278133809566498},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3608826994895935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3441388010978699},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24397334456443787},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19249087572097778}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1993458766","https://openalex.org/W2123920772","https://openalex.org/W2155294410"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2269474412","https://openalex.org/W4386903460","https://openalex.org/W4211178602","https://openalex.org/W2537599394","https://openalex.org/W2433923775"],"abstract_inverted_index":{"Potenza":[0,22,91],"is":[1,26,41,72,101],"a":[2,36,77,88,104],"first":[3],"generation":[4],"64b":[5],"ARM":[6],"v8":[7],"processor":[8,23],"and":[9,40,63,82,100],"memory":[10],"sub-system":[11],"of":[12],"the":[13],"X-Gene":[14],"<sup":[15,59],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[16,60],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">TM</sup>":[17],"server":[18,48],"platform":[19,71],"[1].":[20],"The":[21,69],"module":[24],"(PMD)":[25],"an":[27],"integrated":[28],"design":[29],"unit,":[30],"comprising":[31],"two":[32],"identical":[33],"cores":[34],"sharing":[35],"256KB":[37],"L2":[38],"cache,":[39,81],"designed":[42],"to":[43,95],"be":[44],"scalable":[45],"for":[46],"different":[47],"configurations.":[49],"Each":[50],"PMD":[51],"contains":[52],"84":[53],"million":[54],"transistors,":[55],"occupying":[56],"over":[57],"14.8mm":[58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[61],",":[62],"averages":[64],"4.5W":[65],"under":[66],"representative":[67],"workloads.":[68],"initial":[70],"configured":[73],"with":[74],"4":[75,83],"PMDs,":[76],"shared":[78],"8MB":[79],"L3":[80],"DRAM":[84],"channels":[85],"arranged":[86],"around":[87],"central":[89],"switch.":[90],"can":[92],"operate":[93],"up":[94],"3GHz":[96],"at":[97],"0.9V":[98],"supply":[99],"fabricated":[102],"in":[103],"40nm":[105],"bulk":[106],"CMOS":[107],"technology":[108],"using":[109],"10":[110],"metal":[111],"layers":[112],"(Fig.":[113],"5.8.7).":[114]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}