{"id":"https://openalex.org/W1991991600","doi":"https://doi.org/10.1109/isscc.2014.6757356","title":"5.4 Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family","display_name":"5.4 Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W1991991600","doi":"https://doi.org/10.1109/isscc.2014.6757356","mag":"1991991600"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037919423","display_name":"Stefan Rusu","orcid":"https://orcid.org/0000-0002-3322-9173"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stefan Rusu","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032763051","display_name":"H. Muljono","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harry Muljono","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066738995","display_name":"D. Ayers","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Ayers","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036660816","display_name":"Simon Tam","orcid":"https://orcid.org/0000-0003-3918-7100"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Simon Tam","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072395390","display_name":"Wei Chen","orcid":"https://orcid.org/0000-0003-2327-6977"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Chen","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005578618","display_name":"Aaron D. Martin","orcid":"https://orcid.org/0000-0003-4123-5490"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aaron Martin","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028164463","display_name":"Shenggao Li","orcid":"https://orcid.org/0000-0001-9296-1121"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shenggao Li","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108618300","display_name":"Sujal Vora","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujal Vora","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024681582","display_name":"Raj Varada","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raj Varada","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102956843","display_name":"Eddie Wang","orcid":"https://orcid.org/0000-0002-9814-0102"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eddie Wang","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5037919423"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":8.2116,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.97760165,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5593852400779724},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.4382122755050659},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43608349561691284},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.42607787251472473},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41223573684692383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36182379722595215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3277185559272766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20258429646492004},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19670817255973816}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5593852400779724},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.4382122755050659},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43608349561691284},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.42607787251472473},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41223573684692383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36182379722595215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3277185559272766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20258429646492004},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19670817255973816},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1999903189","https://openalex.org/W2024874287","https://openalex.org/W2104196799","https://openalex.org/W2147823179","https://openalex.org/W2162517322","https://openalex.org/W6656714244","https://openalex.org/W6675779614","https://openalex.org/W6681647240"],"related_works":["https://openalex.org/W2887282140","https://openalex.org/W2981664121","https://openalex.org/W2936534257","https://openalex.org/W2526069705","https://openalex.org/W2108305411","https://openalex.org/W1980140364","https://openalex.org/W2024016913","https://openalex.org/W4297692848","https://openalex.org/W2295585735","https://openalex.org/W2887672844"],"abstract_inverted_index":{"The":[0,21,39,57,89,112,130,139,171],"next-generation":[1],"enterprise":[2],"Xeon":[3],"<sup":[4,146,177,182],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5,147,178,183],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00ae</sup>":[6],"server":[7],"processor":[8,40,86],"has":[9,41,134],"15":[10],"dual-threaded":[11],"64b":[12],"Ivybridge":[13],"cores":[14,113],"[1]":[15],"and":[16,34,75,100,114,150,154,180],"37.5MB":[17],"shared":[18],"L3":[19,116],"cache.":[20],"system":[22,37],"interface":[23],"includes":[24],"two":[25,31],"on-chip":[26],"memory":[27,32],"controllers,":[28],"each":[29],"with":[30,52,66,124],"channels":[33],"supports":[35,59],"multiple":[36],"topologies.":[38],"4.31B":[42],"transistors":[43],"in":[44,120,136,160,167],"a":[45,60,168],"high-\u03ba":[46],"metal-gate":[47],"tri-gate":[48],"22nm":[49],"CMOS":[50,157],"technology":[51],"9":[53],"metal":[54],"layers":[55],"[2].":[56],"design":[58,68],"wide":[61],"array":[62],"of":[63,122],"product":[64],"offerings":[65],"thermal":[67],"power":[69],"ranging":[70,77],"from":[71,78,186],"40":[72],"to":[73,80,108],"150W":[74],"frequencies":[76],"1.4":[79],"3.8GHz.":[81],"Fig.":[82],"5.4.1(a)":[83],"shows":[84],"the":[85,96,105,125,143,161,175,187],"block":[87],"diagram.":[88],"floorplan":[90],"(Fig.":[91],"5.4.1(b))":[92],"is":[93],"driven":[94],"by":[95],"ring":[97,126,162],"bus":[98,127,163],"routability":[99],"latency,":[101],"as":[102,104],"well":[103],"chop":[106,141,173],"requirements":[107],"smaller":[109],"core":[110],"counts.":[111],"associated":[115],"cache":[117],"are":[118,164],"organized":[119],"columns":[121],"five,":[123],"segment":[128],"embedded.":[129],"fully":[131],"populated":[132],"die":[133],"15-cores":[135],"three":[137],"columns.":[138],"10-core":[140,188],"removes":[142,174],"rightmost":[144],"3":[145],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rd</sup>":[148],"column":[149],"its":[151],"dedicated":[152],"top":[153],"bottom":[155],"IOs.":[156],"muxes":[158],"embedded":[159],"programmably":[165],"operable":[166],"2-or-3-columns":[169],"configuration.":[170],"6-core":[172],"2":[176],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[179],"4":[181],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>":[184],"rows":[185],"die.":[189]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":7}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}