{"id":"https://openalex.org/W1997806902","doi":"https://doi.org/10.1109/isscc.2013.6487847","title":"Session 17 overview: High-performance DRAM interfaces","display_name":"Session 17 overview: High-performance DRAM interfaces","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W1997806902","doi":"https://doi.org/10.1109/isscc.2013.6487847","mag":"1997806902"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2013.6487847","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487847","pdf_url":"https://ieeexplore.ieee.org/ielx7/6480926/6487590/06487847.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6480926/6487590/06487847.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025831838","display_name":"Y. Takai","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yasuhiro Takai","raw_affiliation_strings":["Elpida Memory, Sagamihara, Japan"],"affiliations":[{"raw_affiliation_string":"Elpida Memory, Sagamihara, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074142419","display_name":"J.J. Sung","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"James Sung","raw_affiliation_strings":["Etron, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Etron, Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025831838"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07231497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"304","last_page":"305"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8303999900817871,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8303999900817871,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.8252999782562256,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.8082000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8753443956375122},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.8432384133338928},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7487245798110962},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4152371287345886},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3296182453632355},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17990681529045105},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.132988840341568}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8753443956375122},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.8432384133338928},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7487245798110962},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4152371287345886},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3296182453632355},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17990681529045105},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.132988840341568}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2013.6487847","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487847","pdf_url":"https://ieeexplore.ieee.org/ielx7/6480926/6487590/06487847.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/isscc.2013.6487847","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487847","pdf_url":"https://ieeexplore.ieee.org/ielx7/6480926/6487590/06487847.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1997806902.pdf","grobid_xml":"https://content.openalex.org/works/W1997806902.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3120961607","https://openalex.org/W3148568549","https://openalex.org/W4296749040","https://openalex.org/W2161286015","https://openalex.org/W1648516568","https://openalex.org/W52283896","https://openalex.org/W4230197055","https://openalex.org/W361036515","https://openalex.org/W4211178602"],"abstract_inverted_index":{"Lists":[0],"the":[1,5],"sessions":[2],"held":[3],"at":[4],"conference":[6],"proceedings.":[7]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}