{"id":"https://openalex.org/W4234604932","doi":"https://doi.org/10.1109/isscc.2013.6487818","title":"A 3.1mW 8b 1.2GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS","display_name":"A 3.1mW 8b 1.2GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W4234604932","doi":"https://doi.org/10.1109/isscc.2013.6487818"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2013.6487818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055433194","display_name":"Lukas Kull","orcid":"https://orcid.org/0000-0001-9607-0430"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"L. Kull","raw_affiliation_strings":["EPFL, Lausanne, Switzerland","IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084903090","display_name":"Thomas Toifl","orcid":"https://orcid.org/0000-0002-6448-1961"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"T. Toifl","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086672126","display_name":"Martin Schmatz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Schmatz","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014994900","display_name":"Pier Andrea Francese","orcid":"https://orcid.org/0000-0003-2944-9058"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"P. A. Francese","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028644477","display_name":"Christian Menolfi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"C. Menolfi","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032768794","display_name":"Matthias Br\u00e4endli","orcid":"https://orcid.org/0000-0003-1995-7593"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Braendli","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085908094","display_name":"Marcel Kossel","orcid":"https://orcid.org/0000-0003-3053-2422"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Kossel","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088828887","display_name":"Thomas Morf","orcid":"https://orcid.org/0000-0002-2712-6653"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"T. Morf","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103622928","display_name":"Toke Meyer Andersen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"T. M. Andersen","raw_affiliation_strings":["IBM Research, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Y. Leblebici","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5055433194"],"corresponding_institution_ids":["https://openalex.org/I4210126328","https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":4.3068,"has_fulltext":false,"cited_by_count":84,"citation_normalized_percentile":{"value":0.94491357,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"468","last_page":"469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.9330078959465027},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7396659851074219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6271445155143738},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.603600800037384},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5590189695358276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49612459540367126},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.4829796850681305},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.45990607142448425},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.44690391421318054},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4403038024902344},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.28836220502853394},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26807940006256104},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2605108618736267},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20933565497398376},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12460577487945557},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.12116178870201111},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1130828857421875}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.9330078959465027},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7396659851074219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6271445155143738},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.603600800037384},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5590189695358276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49612459540367126},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.4829796850681305},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.45990607142448425},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.44690391421318054},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4403038024902344},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.28836220502853394},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26807940006256104},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2605108618736267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20933565497398376},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12460577487945557},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.12116178870201111},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1130828857421875},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2013.6487818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2097216498","https://openalex.org/W2109190350","https://openalex.org/W2127245440","https://openalex.org/W2167067352"],"related_works":["https://openalex.org/W2278942241","https://openalex.org/W2363501999","https://openalex.org/W2368405386","https://openalex.org/W1977749038","https://openalex.org/W1641489184","https://openalex.org/W3004044036","https://openalex.org/W2792167570","https://openalex.org/W2290076986","https://openalex.org/W4206173322","https://openalex.org/W4312326809"],"abstract_inverted_index":{"Next-generation":[0],"digital":[1],"high-speed":[2],"links":[3],"require":[4],"fast,":[5],"yet":[6],"energy-efficient":[7],"ADCs":[8],"at":[9,50],"minimum":[10],"area.":[11],"Recent":[12],"years":[13],"saw":[14],"impressive":[15],"progress":[16],"in":[17,57],"SAR":[18],"ADC":[19,47,65],"designs":[20,37],"towards":[21],"higher":[22],"sampling":[23],"speed.":[24],"Asynchronous":[25],"clocking,":[26],"redundant":[27,45],"capacitive":[28],"DACs":[29],"(CDAC),":[30],"multi-bit":[31],"decisions":[32],"per":[33],"step":[34],"and":[35,69],"interleaved":[36],"have":[38],"been":[39],"presented.":[40],"We":[41],"present":[42],"an":[43],"asynchronous":[44],"single-channel":[46],"achieving":[48],"1.2GS/s":[49],"1V":[51],"supply":[52],"by":[53],"using":[54],"two":[55],"comparators":[56],"alternation":[58],"to":[59],"relax":[60],"comparator":[61],"reset":[62],"timing.":[63],"The":[64],"achieves":[66],"39.3dB":[67],"SNDR":[68],"34fJ/conversion-step":[70],"with":[71],"a":[72],"core":[73],"chip":[74],"area":[75],"of":[76],"0.0015mm":[77],"<sup":[78],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[79],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[80],".":[81]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":3}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}