{"id":"https://openalex.org/W1996295125","doi":"https://doi.org/10.1109/isscc.2013.6487768","title":"A 2.4psrms-jitter digital PLL with Multi-Output Bang-Bang Phase Detector and phase-interpolator-based fractional-N divider","display_name":"A 2.4psrms-jitter digital PLL with Multi-Output Bang-Bang Phase Detector and phase-interpolator-based fractional-N divider","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W1996295125","doi":"https://doi.org/10.1109/isscc.2013.6487768","mag":"1996295125"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2013.6487768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011833987","display_name":"Roberto Nonis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"R. Nonis","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","Infineon Technol., Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technol., Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061164775","display_name":"Werner Grollitsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"W. Grollitsch","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","Infineon Technol., Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technol., Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055186597","display_name":"Thomas Santa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"T. Santa","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","Infineon Technol., Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technol., Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046032176","display_name":"Dmytro Cherniak","orcid":"https://orcid.org/0000-0001-7662-9022"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"D. Cherniak","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","Infineon Technol., Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technol., Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111819598","display_name":"Nicola Da Dalt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Nicola Da Dalt","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","Infineon Technol., Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technol., Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011833987"],"corresponding_institution_ids":["https://openalex.org/I4210131793"],"apc_list":null,"apc_paid":null,"fwci":2.3645,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.8920866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"356","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9861999750137329,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8160543441772461},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7356963157653809},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5973202586174011},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5737999081611633},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.5566916465759277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5494213104248047},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.49762991070747375},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.43968698382377625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2666171193122864},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23547440767288208},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13823658227920532},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13067829608917236}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8160543441772461},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7356963157653809},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5973202586174011},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5737999081611633},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.5566916465759277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5494213104248047},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.49762991070747375},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.43968698382377625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2666171193122864},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23547440767288208},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13823658227920532},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13067829608917236},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2013.6487768","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487768","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2055913428","https://openalex.org/W2075169931","https://openalex.org/W2084208879","https://openalex.org/W2120500930"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2347235883","https://openalex.org/W2017031079","https://openalex.org/W2323690069","https://openalex.org/W2110035284","https://openalex.org/W2908219865","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881"],"abstract_inverted_index":{"In":[0],"the":[1,58,62,77],"field":[2],"of":[3,61],"digital":[4,79],"PLLs,":[5],"there":[6],"is":[7],"a":[8,28],"trend":[9],"to":[10,13,18,26,50,75,84],"find":[11],"alternatives":[12,83],"time-to-digital":[14],"converter(TDC)-based":[15],"architectures":[16],"[1]":[17],"avoid":[19],"significant":[20],"complexity":[21],"and":[22],"power":[23],"overhead":[24],"due":[25],"such":[27],"critical":[29],"building":[30],"block":[31],"[2-4].":[32],"Architectures":[33],"based":[34],"on":[35],"bang-bang":[36,63,78],"phase":[37],"detectors":[38],"are":[39,48,71],"very":[40],"attractive":[41],"for":[42],"their":[43],"low-jitter,":[44],"low-power":[45],"capabilities,":[46],"but":[47],"limited":[49],"integer-N":[51],"operation":[52,67],"by":[53],"nature.":[54],"Solutions":[55],"that":[56],"merge":[57],"key":[59],"performance":[60],"architecture":[64],"with":[65],"fractional-N":[66],"as":[68],"in":[69,73],"[3]":[70],"needed":[72],"order":[74],"turn":[76],"PLLs":[80],"into":[81],"real":[82],"TDC-based":[85],"PLLs.":[86]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}