{"id":"https://openalex.org/W1972716599","doi":"https://doi.org/10.1109/isscc.2013.6487721","title":"A 0.032mm<sup>2</sup> 3.1mW synthesized pixel clock generator with 30ps<inf>rms</inf> integrated jitter and 10-to-630MHz DCO tuning range","display_name":"A 0.032mm<sup>2</sup> 3.1mW synthesized pixel clock generator with 30ps<inf>rms</inf> integrated jitter and 10-to-630MHz DCO tuning range","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W1972716599","doi":"https://doi.org/10.1109/isscc.2013.6487721","mag":"1972716599"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2013.6487721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102881639","display_name":"Wooseok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Wooseok Kim","raw_affiliation_strings":["Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103247483","display_name":"Jaejin Park","orcid":"https://orcid.org/0009-0000-1919-3306"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaejin Park","raw_affiliation_strings":["Samsung Electronics Company Limited, Yongin, South Korea","Samsung Electron., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Limited, Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100462779","display_name":"Jihyun Kim","orcid":"https://orcid.org/0000-0002-5634-8394"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jihyun Kim","raw_affiliation_strings":["Samsung Electronics Company Limited, Yongin, South Korea","Samsung Electron., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Limited, Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058392128","display_name":"Tae-Ik Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taeik Kim","raw_affiliation_strings":["Samsung Electronics Company Limited, Yongin, South Korea","Samsung Electron., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Limited, Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101850552","display_name":"Hojin Park","orcid":"https://orcid.org/0000-0001-5581-6427"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"HoJin Park","raw_affiliation_strings":["Samsung Electronics Company Limited, Yongin, South Korea","Samsung Electron., Yongin, South Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Limited, Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103345246","display_name":"DeogKyoon Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"DeogKyoon Jeong","raw_affiliation_strings":["Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5102881639"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77161708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"250","last_page":"251"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8818739652633667},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7840782403945923},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7412348985671997},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5681439638137817},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5487646460533142},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.531945526599884},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5189937949180603},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.48431530594825745},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46663957834243774},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4650861620903015},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.4317086637020111},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.41219276189804077},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31977033615112305},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2854993939399719},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.26372236013412476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.195137619972229},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11389216780662537},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09071242809295654},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07183444499969482}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8818739652633667},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7840782403945923},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7412348985671997},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5681439638137817},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5487646460533142},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.531945526599884},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5189937949180603},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.48431530594825745},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46663957834243774},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4650861620903015},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.4317086637020111},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.41219276189804077},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31977033615112305},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2854993939399719},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.26372236013412476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.195137619972229},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11389216780662537},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09071242809295654},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07183444499969482},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2013.6487721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2079269230","https://openalex.org/W2119080246","https://openalex.org/W2147533202","https://openalex.org/W2153743315","https://openalex.org/W3037432238"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W150743853","https://openalex.org/W2133120878","https://openalex.org/W1990914986","https://openalex.org/W40973090","https://openalex.org/W2301158783"],"abstract_inverted_index":{"A":[0,20],"pixel":[1],"clock":[2],"generator":[3],"is":[4,24,72,116,123],"widely":[5],"utilized":[6],"in":[7,16,125],"the":[8,38,54,62,76,80,101,104,109,129,132],"analog":[9,98],"front-ends":[10],"of":[11,96,118],"digital":[12,105,120],"TVs":[13],"and":[14,103,122,131,139],"also":[15],"other":[17],"video":[18],"applications.":[19],"low":[21,33],"integrated":[22],"jitter":[23,49],"required":[25],"for":[26,100],"good":[27,48],"display":[28],"quality.":[29],"However,":[30],"an":[31,97],"extremely":[32],"input":[34],"frequency":[35],"coming":[36],"from":[37,53,79],"horizontal":[39],"synchronization":[40],"signal":[41],"(HSYNC)":[42],"makes":[43],"it":[44],"difficult":[45],"to":[46,61,74],"achieve":[47],"performance,":[50],"because":[51],"noise":[52,78],"VCO":[55,81],"cannot":[56],"be":[57],"sufficiently":[58],"removed":[59],"due":[60],"limited":[63],"loop":[64,99],"bandwidth.":[65],"In":[66],"this":[67],"work,":[68],"a":[69,84,91,135],"dual-loop":[70,92],"architecture":[71,111],"adopted":[73],"reduce":[75],"phase":[77],"based":[82],"on":[83],"ring":[85],"oscillator.":[86],"Prior":[87],"work":[88],"[1]":[89],"proposed":[90,114],"hybrid":[93,110],"PLL":[94,115],"composed":[95,117],"DCO":[102],"main":[106],"loop.":[107],"Unlike":[108],"[1],":[112],"our":[113],"purely":[119],"components":[121],"synthesized":[124],"28nm":[126],"CMOS,":[127],"including":[128],"TDC":[130],"DCO,":[133],"using":[134],"cell-based":[136],"design":[137],"methodology":[138],"automated":[140],"layout":[141],"synthesis.":[142]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}