{"id":"https://openalex.org/W2013398494","doi":"https://doi.org/10.1109/isscc.2013.6487626","title":"32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS","display_name":"32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2013398494","doi":"https://doi.org/10.1109/isscc.2013.6487626","mag":"2013398494"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2013.6487626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086698363","display_name":"Yoshiyuki Doi","orcid":"https://orcid.org/0000-0003-0559-2087"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Doi","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022697142","display_name":"Takayuki Shibasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Shibasaki","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013895698","display_name":"Takumi Danjo","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Danjo","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047188476","display_name":"Win Chaivipas","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"W. Chaivipas","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111993824","display_name":"Takushi Hashida","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hashida","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004943294","display_name":"Hiroki Miyaoka","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Miyaoka","raw_affiliation_strings":["Fujitsu Semiconductor Limited, Yokohama, Japan","Fujitsu Semiconductor, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Semiconductor Limited, Yokohama, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Semiconductor, Yokohama, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057056791","display_name":"Masanori Hoshino","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Hoshino","raw_affiliation_strings":["Fujitsu Microelectronics Solutions Limited, Yokohama, Japan","Fujitsu Microelectron. Solutions, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Microelectronics Solutions Limited, Yokohama, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Microelectron. Solutions, Yokohama, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039044938","display_name":"Yoichi Koyanagi","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Koyanagi","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051687076","display_name":"Takuji Yamamoto","orcid":"https://orcid.org/0000-0002-6720-6789"},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Yamamoto","raw_affiliation_strings":["Fujitsu Laboratories of America, Sunnyvale, CA, USA","Fujitsu Labs. of America, Sunnyvale, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories of America, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"Fujitsu Labs. of America, Sunnyvale, CA, USA#TAB#","institution_ids":["https://openalex.org/I4210094759"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079527103","display_name":"Sanroku Tsukamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Tsukamoto","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076932154","display_name":"Hirotaka Tamura","orcid":"https://orcid.org/0000-0002-4152-1406"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Tamura","raw_affiliation_strings":["Fujitsu Laboratories Limited, Kawasaki, Japan","Fujitsu Laboratories, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]},{"raw_affiliation_string":"Fujitsu Laboratories, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.2689,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.96688422,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"36","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7426321506500244},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6883497834205627},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6100823879241943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5994617938995361},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5790459513664246},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.48244768381118774},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.47591763734817505},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4663754105567932},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.35209494829177856},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3432389497756958},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28648146986961365},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15650632977485657}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7426321506500244},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6883497834205627},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6100823879241943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5994617938995361},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5790459513664246},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.48244768381118774},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.47591763734817505},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4663754105567932},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.35209494829177856},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3432389497756958},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28648146986961365},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15650632977485657},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2013.6487626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1977030506","https://openalex.org/W2026882218","https://openalex.org/W2048328919","https://openalex.org/W2176101535","https://openalex.org/W2177382911","https://openalex.org/W3139578349","https://openalex.org/W6644600904"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2126197844","https://openalex.org/W2113302467","https://openalex.org/W2181640182","https://openalex.org/W2554461666","https://openalex.org/W1574257586","https://openalex.org/W4234941684","https://openalex.org/W2755363281","https://openalex.org/W1565428738"],"abstract_inverted_index":{"In":[0,47],"next-generation":[1],"communication":[2],"standards,":[3],"such":[4],"as":[5],"OIF":[6],"CEI-28G-SR":[7],"and":[8,64,105,120],"CEI-56G-VSR,":[9],"the":[10,21,40,62,68,71,87,96,103,142],"data":[11,28,134],"rate":[12,29],"has":[13],"to":[14,20,111,145],"be":[15],"doubled":[16],"or":[17],"quadrupled":[18],"compared":[19],"current":[22],"standards.":[23],"Though":[24],"transceivers":[25],"for":[26,39,57,98],"a":[27,44,48,58,84,99,122,133,153],"over":[30],"25Gb/s":[31],"have":[32],"been":[33],"reported":[34],"[1-3],":[35],"designing":[36],"clock-generating":[37],"circuits":[38],"receiver":[41,126,143],"front-end":[42],"is":[43],"significant":[45],"challenge.":[46],"phase":[49,129],"interpolator":[50,135],"(PI)":[51],"commonly":[52],"used":[53],"in":[54],"conventional":[55],"receivers":[56,93],"multi-channel":[59],"configuration,":[60],"both":[61],"linearity":[63],"frequency":[65],"characteristics":[66],"of":[67,141,150],"circuit":[69],"affect":[70],"interpolation":[72],"accuracy":[73],"since":[74],"it":[75],"dynamically":[76],"interpolates":[77],"between":[78],"reference":[79],"clock":[80],"signals":[81],"supplied":[82],"from":[83,152],"PLL,":[85],"making":[86],"design":[88],"more":[89],"difficult.":[90],"Blind-clock":[91],"ADC-based":[92],"[4]":[94],"eliminate":[95],"need":[97],"clock-phase-adjusting":[100],"circuit,":[101],"but":[102],"area":[104],"power":[106,148,155],"overheads":[107],"are":[108],"large":[109],"due":[110],"high-sampling-rate":[112],"ADCs.":[113],"To":[114],"address":[115],"these":[116],"issues,":[117],"we":[118],"fabricate":[119],"test":[121],"28nm":[123],"CMOS":[124],"blind-clock":[125],"that":[127],"performs":[128],"tracking":[130],"by":[131],"using":[132],"(DI).":[136],"We":[137],"confirm":[138],"error-free":[139],"operation":[140],"up":[144],"32Gb/s":[146],"with":[147],"consumption":[149],"308.4mW":[151],"0.9V":[154],"supply.":[156]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}