{"id":"https://openalex.org/W1977773606","doi":"https://doi.org/10.1109/isscc.2012.6177067","title":"Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory","display_name":"Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W1977773606","doi":"https://doi.org/10.1109/isscc.2012.6177067","mag":"1977773606"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6177067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6177067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034179441","display_name":"Young Yang Liauw","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Young Yang Liauw","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford CA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford CA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100389487","display_name":"Zhiping Zhang","orcid":"https://orcid.org/0000-0002-2733-6976"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiping Zhang","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford CA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford CA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079751723","display_name":"Wanki Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wanki Kim","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford CA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford CA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078716556","display_name":"Abbas El Gamal","orcid":"https://orcid.org/0000-0002-0853-0415"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abbas El Gamal","raw_affiliation_strings":["Stanford University, Stanford, CA","Stanford University Stanford CA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford CA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066440288","display_name":"S.S. Wong","orcid":"https://orcid.org/0000-0003-4361-1744"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Simon Wong","raw_affiliation_strings":["Stanford University, Stanford, CA, USA","Stanford University Stanford CA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University Stanford CA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034179441"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":13.9429,"has_fulltext":false,"cited_by_count":150,"citation_normalized_percentile":{"value":0.99164007,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7110720872879028},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7003368735313416},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6888999938964844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6226294040679932},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6189131736755371},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5720458626747131},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.531132161617279},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4967876076698303},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4738864302635193},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4309486448764801},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.42952215671539307},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4213816225528717},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41407328844070435},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.41231292486190796},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3750620484352112},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28058135509490967},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.24014237523078918},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2269739806652069},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20885193347930908},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.16714540123939514},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0891256034374237}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7110720872879028},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7003368735313416},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6888999938964844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6226294040679932},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6189131736755371},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5720458626747131},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.531132161617279},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4967876076698303},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4738864302635193},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4309486448764801},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.42952215671539307},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4213816225528717},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41407328844070435},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.41231292486190796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3750620484352112},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28058135509490967},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.24014237523078918},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2269739806652069},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20885193347930908},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.16714540123939514},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0891256034374237},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6177067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6177067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1967290510","https://openalex.org/W2097069052","https://openalex.org/W2142642265","https://openalex.org/W2157890680","https://openalex.org/W3150512006","https://openalex.org/W6680962122"],"related_works":["https://openalex.org/W1993178305","https://openalex.org/W1977963439","https://openalex.org/W4285257158","https://openalex.org/W1589619473","https://openalex.org/W4293159259","https://openalex.org/W1697439211","https://openalex.org/W1030357071","https://openalex.org/W2012997595","https://openalex.org/W2473964774","https://openalex.org/W3093911585"],"abstract_inverted_index":{"SRAM":[0],"based":[1,105],"configuration":[2,31,70,103],"memory":[3,32,71,78,104],"is":[4,24,118],"the":[5,9,30,37,98,107],"primary":[6],"contributor":[7],"to":[8,19],"large":[10],"area,":[11],"delay,":[12],"and":[13,40,121],"power":[14],"consumption":[15],"of":[16,36],"FPGAs":[17],"relative":[18],"ASICs.":[20],"In":[21],"[1]":[22],"it":[23],"estimated":[25],"that":[26,85],"a":[27,49],"3D-FPGA":[28,100],"with":[29,66,92,101,123],"stacked":[33,69,102],"on":[34,106],"top":[35],"FPGA":[38],"logic":[39,64],"routing":[41],"can":[42],"achieve":[43],"57%":[44],"smaller":[45],"die":[46],"area":[47],"than":[48],"baseline":[50],"2D-FPGA":[51],"in":[52,115],"65nm":[53],"CMOS":[54,93],"technology.":[55],"Motivated":[56],"by":[57],"these":[58],"potential":[59],"performance":[60],"gains,":[61],"several":[62],"programmable":[63],"devices":[65],"different":[67],"monolithically":[68],"technologies":[72],"have":[73],"been":[74],"reported":[75],"[2-4].":[76],"These":[77],"technologies,":[79],"however,":[80],"require":[81],"materials":[82],"and/or":[83],"processes":[84],"may":[86],"not":[87],"be":[88],"compatible":[89,120],"or":[90],"scalable":[91,122],"processes.":[94],"This":[95],"paper":[96],"presents":[97],"first":[99],"emerging":[108],"nonvolatile":[109],"Resistive":[110],"RAM":[111],"(RRAM)":[112],"technology":[113],"described":[114],"[5],":[116],"which":[117],"both":[119],"CMOS.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":19},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":25},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":18},{"year":2012,"cited_by_count":13}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}