{"id":"https://openalex.org/W2094903094","doi":"https://doi.org/10.1109/isscc.2012.6177039","title":"A 40nm CMOS all-digital fractional-N synthesizer without requiring calibration","display_name":"A 40nm CMOS all-digital fractional-N synthesizer without requiring calibration","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2094903094","doi":"https://doi.org/10.1109/isscc.2012.6177039","mag":"2094903094"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6177039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6177039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047824416","display_name":"Frank Opteynde","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Frank Opteynde","raw_affiliation_strings":["Audax Technologies, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Audax Technologies, Leuven, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5047824416"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1231,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.95174094,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"346","last_page":"347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8409793376922607},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6562280654907227},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6095234751701355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5498377084732056},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.541507363319397},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4683365821838379},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.43966910243034363},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33008962869644165},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2241353988647461},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15560239553451538}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8409793376922607},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6562280654907227},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6095234751701355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5498377084732056},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.541507363319397},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4683365821838379},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.43966910243034363},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33008962869644165},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2241353988647461},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15560239553451538},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6177039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6177039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2041412774","https://openalex.org/W2110675623","https://openalex.org/W2150524153","https://openalex.org/W2150912637","https://openalex.org/W2151494083","https://openalex.org/W2163630970","https://openalex.org/W2171081686","https://openalex.org/W3143243201"],"related_works":["https://openalex.org/W2540832666","https://openalex.org/W4286579627","https://openalex.org/W4392188952","https://openalex.org/W1851259350","https://openalex.org/W272184114","https://openalex.org/W2117747481","https://openalex.org/W2394282069","https://openalex.org/W3189810088","https://openalex.org/W2141726610","https://openalex.org/W4281672152"],"abstract_inverted_index":{"Bang-Bang":[0],"all-digital":[1,178],"PLLs":[2],"[1]":[3],"for":[4,13,46,185],"applications":[5],"such":[6],"as":[7],"digital":[8,70,206],"clock":[9],"multiplication":[10],"have":[11],"existed":[12],"a":[14,69,103,115,118,136],"long":[15],"time,":[16],"but":[17,208],"show":[18],"limited":[19,86],"phase":[20,66,75,95,113],"noise":[21,76],"performance.":[22],"Pioneering":[23],"recent":[24],"work":[25,133],"[2-5]":[26],"has":[27],"demonstrated":[28],"frequency":[29,179],"synthesizers":[30,180],"that":[31,181,189],"meet":[32,182],"the":[33,63,73,80,88,111,128,141,151,156,183,192,211,217],"performance":[34],"requirements":[35,184],"of":[36,93,117,127,219],"wireless":[37,186],"communications":[38,187],"systems,":[39],"while":[40],"containing":[41],"no":[42],"analog":[43],"circuits":[44],"except":[45],"an":[47,53,172],"LC-oscillator.":[48],"In":[49,101,169],"order":[50],"to":[51,61,109,144,150,161,205],"build":[52],"All-Digital":[54],"Phase-Locked":[55],"Loop":[56],"(ADPLL),":[57],"it":[58],"is":[59,84,107,159,175],"necessary":[60,147],"measure":[62,110],"oscillator's":[64,112],"momentary":[65],"accurately,":[67],"in":[68,140],"way,":[71],"since":[72],"output":[74],"at":[77],"frequencies":[78],"within":[79],"PLL":[81,142],"loop":[82],"bandwidth":[83],"ultimately":[85],"by":[87],"time":[89],"quantisation":[90],"step":[91],"\u0394t":[92],"this":[94,123,154,170],"measurement":[96],"[6]:":[97],"L=20.log10(\u0394t\u00b7\u03c9osc/\u221a12\u00b7\u221afsample)":[98],"[dBc/Hz]":[99],"(1)":[100],"[2-5],":[102],"Time-to-Digital":[104],"Converter":[105],"(TDC)":[106],"used":[108],"with":[114],"resolution":[116],"single":[119],"inverter":[120],"delay.":[121],"However,":[122],"approach":[124,174],"requires":[125],"calibration":[126,162,220],"TDC":[129],"conversion":[130],"gain.":[131],"Previous":[132],"[2]":[134],"included":[135],"small":[137],"microprocessor":[138],"incorporated":[139],"circuit,":[143],"perform":[145],"all":[146],"calculations":[148],"related":[149],"calibration.":[152],"Obviously,":[153],"renders":[155],"circuit":[157],"complex,":[158],"prone":[160],"errors":[163],"and":[164,167,200,221],"consumes":[165],"power":[166],"area.":[168],"paper,":[171],"alternative":[173],"presented,":[176],"allowing":[177],"standards,":[188],"benefit":[190],"from":[191],"benign":[193],"scaling":[194],"properties,":[195,197],"porting":[196],"process":[198],"independence":[199],"controlled":[201],"design":[202],"flow,":[203],"inherent":[204],"circuits,":[207],"that,":[209],"on":[210],"other":[212],"hand,":[213],"do":[214],"not":[215],"require":[216],"burden":[218],"associated":[222],"calculations.":[223]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}