{"id":"https://openalex.org/W2049653766","doi":"https://doi.org/10.1109/isscc.2012.6176993","title":"A 1.5GHz 890μW digital MDLL with 400fs<inf>rms</inf> integrated jitter, −55.6dBc reference spur and 20fs/mV supply-noise sensitivity using 1b TDC","display_name":"A 1.5GHz 890μW digital MDLL with 400fs<inf>rms</inf> integrated jitter, −55.6dBc reference spur and 20fs/mV supply-noise sensitivity using 1b TDC","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2049653766","doi":"https://doi.org/10.1109/isscc.2012.6176993","mag":"2049653766"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6176993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087380109","display_name":"Amr Elshazly","orcid":"https://orcid.org/0000-0002-0628-9138"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amr Elshazly","raw_affiliation_strings":["Oregon State University, Corvallis, OR, USA","[Oregon State University, Corvallis, OR]"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Oregon State University, Corvallis, OR]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014322271","display_name":"Rajesh Inti","orcid":"https://orcid.org/0000-0003-4269-9086"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Inti","raw_affiliation_strings":["Oregon State University, Corvallis, OR, USA","[Oregon State University, Corvallis, OR]"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Oregon State University, Corvallis, OR]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110432604","display_name":"Brian Young","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Young","raw_affiliation_strings":["Oregon State University, Corvallis, OR, USA","[Oregon State University, Corvallis, OR]"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Oregon State University, Corvallis, OR]","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086888499","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-3456-2082"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["Oregon State University, Corvallis, OR, USA","[Oregon State University, Corvallis, OR]"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"[Oregon State University, Corvallis, OR]","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5087380109"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74262821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"242","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8166232705116272},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6157227754592896},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5607708692550659},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5543010830879211},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5297853946685791},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5171334147453308},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5086401700973511},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5064610242843628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48900851607322693},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.48549678921699524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4801042377948761},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.46068882942199707},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28293415904045105},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.20583322644233704},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18429893255233765}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8166232705116272},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6157227754592896},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5607708692550659},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5543010830879211},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5297853946685791},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5171334147453308},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5086401700973511},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5064610242843628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48900851607322693},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.48549678921699524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4801042377948761},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.46068882942199707},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28293415904045105},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.20583322644233704},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18429893255233765},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6176993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1530212982","https://openalex.org/W1979300272","https://openalex.org/W2114819667","https://openalex.org/W2119816915","https://openalex.org/W2121854746","https://openalex.org/W2157407867","https://openalex.org/W2161139924","https://openalex.org/W4251330051","https://openalex.org/W6677805037"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W3145870900","https://openalex.org/W2326560183","https://openalex.org/W2301158783","https://openalex.org/W2350523680","https://openalex.org/W2379961307","https://openalex.org/W2353586717","https://openalex.org/W2382465025","https://openalex.org/W2369998856"],"abstract_inverted_index":{"Highly":[0],"digital":[1,9],"clock":[2],"generator":[3],"architectures,":[4],"most":[5],"commonly":[6],"implemented":[7],"using":[8],"phase-locked":[10],"loops":[11],"(DPLLs),":[12],"are":[13],"evolving":[14],"as":[15],"the":[16],"preferred":[17],"means":[18],"for":[19],"synthesizing":[20],"on-chip":[21],"clocks.":[22],"Their":[23],"main":[24],"benefits":[25],"include":[26],"small":[27],"area,":[28],"reduced":[29],"sensitivity":[30],"to":[31,38,45],"analog":[32],"circuit":[33],"imperfections,":[34],"and":[35,51],"easier":[36],"scalability":[37],"newer":[39],"processes.":[40],"However,":[41],"conflicting":[42],"bandwidth":[43],"requirements":[44],"simultaneously":[46],"suppress":[47],"TDC":[48],"quantization":[49],"error":[50],"oscillator":[52],"phase":[53],"noise":[54],"poses":[55],"several":[56],"design":[57],"challenges.":[58]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}