{"id":"https://openalex.org/W2136045454","doi":"https://doi.org/10.1109/isscc.2012.6176991","title":"A 28nm 360ps-access-time two-port SRAM with a time-sharing scheme to circumvent read disturbs","display_name":"A 28nm 360ps-access-time two-port SRAM with a time-sharing scheme to circumvent read disturbs","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2136045454","doi":"https://doi.org/10.1109/isscc.2012.6176991","mag":"2136045454"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6176991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Renesas Electronics, Tokyo, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041951103","display_name":"Yasumasa Tsukamoto","orcid":"https://orcid.org/0000-0002-0963-6940"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Yasumasa Tsukamoto","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Renesas Electronics, Tokyo, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Renesas Electronics, Tokyo, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Renesas Electronics, Tokyo, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088276903","display_name":"Makoto Yabuuchi","orcid":"https://orcid.org/0000-0003-1515-4726"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Makoto Yabuuchi","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Renesas Electronics, Tokyo, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101678756","display_name":"Koji Tanaka","orcid":"https://orcid.org/0000-0002-0281-9816"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Tanaka","raw_affiliation_strings":["Renesas Electronics Corporation, Itami, Japan","Renesas Electronics, Itami, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Itami, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060197046","display_name":"Shinji Tanaka","orcid":"https://orcid.org/0000-0002-7718-3453"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Shinji Tanaka","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Renesas Electronics, Tokyo, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan#TAB#","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112047062","display_name":"Yasuhisa Shimazaki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Yasuhisa Shimazaki","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Renesas Electronics, Tokyo, Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics, Tokyo, Japan#TAB#","institution_ids":["https://openalex.org/I75636454"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7489,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86492025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"236","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9465874433517456},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.7426000237464905},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.678314208984375},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6095720529556274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5414533615112305},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5012471675872803},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4613739252090454},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3594605326652527},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2903442084789276},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18636560440063477}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9465874433517456},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.7426000237464905},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.678314208984375},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6095720529556274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5414533615112305},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5012471675872803},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4613739252090454},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3594605326652527},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2903442084789276},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18636560440063477},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6176991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2109104675","https://openalex.org/W2141657515","https://openalex.org/W2162335740","https://openalex.org/W2564315205","https://openalex.org/W2582830742"],"related_works":["https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2369430179","https://openalex.org/W1533452797","https://openalex.org/W2609881373","https://openalex.org/W2172029144","https://openalex.org/W4387697157","https://openalex.org/W1970147343"],"abstract_inverted_index":{"With":[0],"the":[1,5,17,61,86,94,104,111,114,121,128,135],"rapid":[2],"growth":[3],"in":[4,27,40,52,65,89,127,154,157],"market":[6],"for":[7,72,134],"mobile":[8],"information":[9],"terminals":[10],"such":[11,158],"as":[12],"smart":[13],"phones":[14],"and":[15,45],"tablets,":[16],"performance":[18],"of":[19,67,93,103,120],"image":[20,73,159],"processing":[21],"engines":[22],"(e.g.,":[23,79],"operation":[24,88],"speed,":[25],"accuracy":[26],"digital":[28],"images)":[29],"has":[30],"improved":[31],"remarkably.":[32],"In":[33,84,138],"these":[34],"processors,":[35],"2-port":[36],"SRAM":[37,116],"(2P-SRAM)":[38],"macros,":[39],"which":[41,131],"a":[42,46,53,75,100,143,147],"read":[43,96],"port":[44,48],"write":[47],"are":[49,57],"operated":[50],"synchronously":[51],"single":[54,95],"clock":[55],"cycle,":[56],"widely":[58],"used.":[59],"Since":[60],"2P-SRAM":[62,90,155],"is":[63,82,107,132],"placed":[64],"front":[66],"large":[68],"scale":[69],"logic":[70],"circuitry":[71],"processing,":[74],"faster":[76],"access":[77,105,153],"time":[78,106],"<;1":[80],"ns)":[81],"required.":[83],"general,":[85],"read-out":[87,129],"utilizes":[91],"full-swing":[92],"bitline":[97],"(BL),":[98],"so":[99],"drastic":[101],"improvement":[102],"not":[108],"expected.":[109],"On":[110],"other":[112],"hand,":[113],"dual-port":[115],"(DP-SRAM)":[117],"makes":[118],"use":[119],"voltage":[122],"difference":[123],"between":[124],"BL":[125],"pair":[126],"operation,":[130],"suitable":[133],"high-speed":[136,152],"operation.":[137],"this":[139],"study,":[140],"we":[141],"present":[142],"time-sharing":[144],"scheme":[145],"using":[146],"DP-SRAM":[148],"cell":[149],"to":[150],"achieve":[151],"macros":[156],"processors.":[160]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}