{"id":"https://openalex.org/W2046636233","doi":"https://doi.org/10.1109/isscc.2012.6176957","title":"A 15mW 3.6GS/s CT-ΔΣ ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS","display_name":"A 15mW 3.6GS/s CT-ΔΣ ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2046636233","doi":"https://doi.org/10.1109/isscc.2012.6176957","mag":"2046636233"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6176957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111484164","display_name":"Pradeep Shettigar","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pradeep Shettigar","raw_affiliation_strings":["Indian Institute of Technology, Chennai, India","Indian Institute of Technology, Madras, India;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Indian Institute of Technology, Madras, India;","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056930703","display_name":"Shanthi Pavan","orcid":"https://orcid.org/0000-0002-6938-8491"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shanthi Pavan","raw_affiliation_strings":["Indian Institute of Technology, Chennai, India","Indian Institute of Technology, Madras, India;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Indian Institute of Technology, Madras, India;","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":6.4555,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.97056355,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"156","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8217378854751587},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.718392014503479},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.616574227809906},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5537925958633423},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5510091781616211},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4887125492095947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4476628601551056},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4162253439426422},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34531307220458984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3036454916000366},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13411137461662292},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07359081506729126}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8217378854751587},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.718392014503479},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.616574227809906},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5537925958633423},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5510091781616211},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4887125492095947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4476628601551056},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4162253439426422},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34531307220458984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3036454916000366},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13411137461662292},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07359081506729126}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6176957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1493518799","https://openalex.org/W2027395987","https://openalex.org/W2073140918","https://openalex.org/W2163552977","https://openalex.org/W2163980632","https://openalex.org/W2167005367"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2343144621","https://openalex.org/W2354856110"],"abstract_inverted_index":{"We":[0],"propose":[1],"design":[2],"techniques":[3],"that":[4],"enable":[5],"the":[6,39,42,46,83,86],"realization":[7],"of":[8,85],"power-efficient":[9],"single-bit":[10],"CT-\u0394\u03a3":[11],"ADCs":[12],"at":[13,52],"multi-Gb/s":[14],"speeds.":[15],"An":[16],"FIR":[17,47],"DAC":[18],"[1":[19],"]":[20],"is":[21,79],"used":[22],"to":[23,26],"reduce":[24],"sensitivity":[25],"clock":[27],"jitter":[28],"and":[29,60],"relax":[30],"loop":[31],"filter":[32],"linearity.":[33],"A":[34],"mostly":[35],"analog":[36],"path":[37],"compensates":[38],"modulator":[40],"for":[41,88],"delay":[43],"introduced":[44],"by":[45],"DAC.":[48],"The":[49],"CTDSM":[50],"samples":[51],"3.6GS/S,":[53],"has":[54],"83dB":[55],"DR":[56],"in":[57,63],"36MHz":[58],"BW,":[59],"occupies":[61],"0.12mm2":[62],"90nm":[64],"CMOS.":[65],"Dissipating":[66],"15mW":[67],"from":[68],"a":[69],"1.2V":[70],"supply,":[71],"it":[72],"thereby":[73],"achieves":[74],"an":[75,80],"FoMSNDRof":[76],"72.8fJ/level,":[77],"which":[78],"improvement":[81],"over":[82],"state":[84],"art":[87],"converters":[89],"with":[90],"bandwidths":[91],"greater":[92],"than":[93],"20MHz.":[94]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}