{"id":"https://openalex.org/W2033219015","doi":"https://doi.org/10.1109/isscc.2012.6176952","title":"An 8GB/s quad-skew-cancelling parallel transceiver in 90nm CMOS for high-speed DRAM interface","display_name":"An 8GB/s quad-skew-cancelling parallel transceiver in 90nm CMOS for high-speed DRAM interface","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2033219015","doi":"https://doi.org/10.1109/isscc.2012.6176952","mag":"2033219015"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6176952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100666941","display_name":"Young\u2010Sik Kim","orcid":"https://orcid.org/0000-0003-1590-8233"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Young-Sik Kim","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, South Korea","Pohang University of Science and Technology , Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Pohang University of Science and Technology , Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067809865","display_name":"Seon\u2010Kyoo Lee","orcid":"https://orcid.org/0009-0001-9349-8615"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seon-Kyoo Lee","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, South Korea","Pohang University of Science and Technology , Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Pohang University of Science and Technology , Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000533800","display_name":"Seung-Jun Bae","orcid":"https://orcid.org/0000-0003-0077-7488"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seung-Jun Bae","raw_affiliation_strings":["Samsung Electronics, Hwasung, South Korea","Samsung Electronics, Hwasung Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwasung, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, Hwasung Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044163433","display_name":"Young\u2010Soo Sohn","orcid":"https://orcid.org/0000-0002-6068-0592"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Soo Sohn","raw_affiliation_strings":["Samsung Electronics, Hwasung, South Korea","Samsung Electronics, Hwasung Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwasung, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, Hwasung Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059804992","display_name":"Jung-Bae Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Bae Lee","raw_affiliation_strings":["Samsung Electronics, Hwasung, South Korea","Samsung Electronics, Hwasung Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwasung, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, Hwasung Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110755494","display_name":"Joo Sun Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo Sun Choi","raw_affiliation_strings":["Samsung Electronics, Hwasung, South Korea","Samsung Electronics, Hwasung Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwasung, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, Hwasung Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057208951","display_name":"Hong-June Park","orcid":"https://orcid.org/0000-0001-8144-9165"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hong-June Park","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, South Korea","Pohang University of Science and Technology , Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Pohang University of Science and Technology , Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, South Korea","Pohang University of Science and Technology , Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Pohang University of Science and Technology , Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100666941"],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":1.2275,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81133609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"136","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.750249981880188},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7303711771965027},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6461303234100342},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6117432713508606},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5724107027053833},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5701780319213867},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.556902289390564},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.5304702520370483},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.500798225402832},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47565051913261414},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.45103156566619873},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4116041362285614},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37234586477279663},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3232317566871643},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30088818073272705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.240950345993042},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12137055397033691}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.750249981880188},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7303711771965027},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6461303234100342},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6117432713508606},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5724107027053833},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5701780319213867},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.556902289390564},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.5304702520370483},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.500798225402832},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47565051913261414},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.45103156566619873},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4116041362285614},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37234586477279663},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3232317566871643},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30088818073272705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.240950345993042},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12137055397033691}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6176952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2058199955","https://openalex.org/W2060005501","https://openalex.org/W2098147514","https://openalex.org/W2104543397","https://openalex.org/W2120935131","https://openalex.org/W2169980127","https://openalex.org/W2174979304","https://openalex.org/W4245654042","https://openalex.org/W6665144040"],"related_works":["https://openalex.org/W2116514610","https://openalex.org/W2090237663","https://openalex.org/W2052455055","https://openalex.org/W1506442459","https://openalex.org/W2001020839","https://openalex.org/W4386968318","https://openalex.org/W2003180247","https://openalex.org/W331180034","https://openalex.org/W4321517886","https://openalex.org/W1526416583"],"abstract_inverted_index":{"In":[0],"high-speed":[1,98,109],"wireline":[2],"communication,":[3],"full-rate":[4,42,68],"clocking":[5,43],"for":[6,108],"chip-to-chip":[7],"interface":[8,120],"has":[9,76,101],"been":[10,77],"widely":[11],"adopted":[12,102],"since":[13],"it":[14],"eliminates":[15],"clock-induced":[16],"deterministic":[17],"jitter.":[18],"Design":[19],"with":[20,72],"standard":[21],"digital":[22],"CMOS":[23],"technologies,":[24],"however,":[25],"often":[26],"limits":[27],"the":[28,45,50,67,82,115,134],"maximum":[29],"frequency":[30,70,87],"of":[31,52,85,88,97,118,133],"circuit":[32,39],"operation.":[33],"The":[34],"increase":[35],"in":[36,41,49,127],"power":[37],"and":[38,90],"complexity":[40],"makes":[44],"problem":[46],"even":[47],"worse":[48],"design":[51],"a":[53,73,95],"parallel":[54,99],"transceiver":[55],"whose":[56],"clock":[57,129],"tree":[58],"travels":[59],"through":[60],"long":[61],"interconnects.":[62],"As":[63],"an":[64],"alternative":[65],"to":[66,80,123],"clocking,":[69],"generation":[71],"multiphase":[74],"PLL":[75],"also":[78],"considered":[79],"relax":[81],"tight":[83],"requirements":[84],"operating":[86],"oscillator":[89],"flip-flops.":[91],"DRAM":[92,119],"interface,":[93],"as":[94,114],"representative":[96],"links,":[100],"quadruple":[103],"data":[104,116],"rate":[105,117],"(QDR)":[106],"schemes":[107],"graphic":[110],"applications":[111],"[1-2].":[112],"However,":[113],"increases":[121],"up":[122],"multi-Gb/s":[124],"range,":[125],"skew":[126],"quadrature":[128],"phases":[130],"presents":[131],"one":[132],"most":[135],"serious":[136],"performance":[137],"degradation":[138],"factors.":[139]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}