{"id":"https://openalex.org/W2090963250","doi":"https://doi.org/10.1109/isscc.2012.6176934","title":"A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22nm high-k tri-gate LP CMOS","display_name":"A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22nm high-k tri-gate LP CMOS","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2090963250","doi":"https://doi.org/10.1109/isscc.2012.6176934","mag":"2090963250"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6176934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040812058","display_name":"Y. William Li","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. William Li","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012809495","display_name":"Carlos \u00d3rnelas","orcid":"https://orcid.org/0000-0001-9977-6906"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Ornelas","raw_affiliation_strings":["Intel, Guadalajara, Mexico","[Intel, Guadalajara, Mexico]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Guadalajara, Mexico","institution_ids":[]},{"raw_affiliation_string":"[Intel, Guadalajara, Mexico]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100661079","display_name":"Hyung Seok Kim","orcid":"https://orcid.org/0000-0003-2386-7945"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyung Seok Kim","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002626327","display_name":"Hasnain Lakdawala","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hasnain Lakdawala","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058466731","display_name":"Ashoke Ravi","orcid":"https://orcid.org/0000-0001-8302-622X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashoke Ravi","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062357544","display_name":"K. Soumyanath","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnamurthy Soumyanath","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2485,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.89071153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"70","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7473333477973938},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6934072971343994},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6778143644332886},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6563399434089661},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6432404518127441},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.611038863658905},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5826195478439331},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5823887586593628},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5558484792709351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4857921600341797},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.47452083230018616},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4472459852695465},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.428399920463562},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.4257003664970398},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4120541214942932},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33515065908432007},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2783554196357727},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12100386619567871}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7473333477973938},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6934072971343994},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6778143644332886},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6563399434089661},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6432404518127441},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.611038863658905},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5826195478439331},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5823887586593628},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5558484792709351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4857921600341797},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.47452083230018616},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4472459852695465},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.428399920463562},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.4257003664970398},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4120541214942932},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33515065908432007},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2783554196357727},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12100386619567871}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6176934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2082715750","https://openalex.org/W2151340196","https://openalex.org/W2164587179"],"related_works":["https://openalex.org/W2169618112","https://openalex.org/W2495024767","https://openalex.org/W2224788396","https://openalex.org/W2474747038","https://openalex.org/W2337711143","https://openalex.org/W2386103431","https://openalex.org/W2139338465","https://openalex.org/W2496244846","https://openalex.org/W2143420037","https://openalex.org/W3013924136"],"abstract_inverted_index":{"Diverse":[0],"spread":[1],"spectrum":[2],"clocking":[3],"(SSC)":[4],"generation":[5,120],"requirements":[6],"necessitate":[7],"multiple":[8],"reference":[9,33,50,54],"clocks,":[10],"extra":[11],"pins,":[12],"and":[13,59,67,81,87,97,143],"off-chip":[14],"components.":[15],"With":[16],"analog":[17,74,101],"integer-n":[18,44],"PLL-based":[19],"clock":[20,82,119,141],"generators,":[21],"it":[22],"is":[23,37,46,111],"difficult":[24],"to":[25,150],"meet":[26],"all":[27],"these":[28],"needs":[29],"with":[30,84],"a":[31],"common":[32],"clock.":[34],"One":[35],"disadvantage":[36],"that":[38],"the":[39,49,57,65,69,128,135],"frequency":[40,55],"resolution":[41],"in":[42,127],"an":[43,100,117],"PLL":[45,102,136],"limited":[47],"by":[48,92],"frequency.":[51],"A":[52],"lower":[53],"limits":[56],"bandwidth":[58,148],"lock":[60,152],"time,":[61],"amplifies":[62],"jitter":[63],"from":[64,77],"reference,":[66],"increases":[68],"loop":[70,79,107,147],"filter":[71,108],"area.":[72],"Additionally,":[73],"PLLs":[75],"suffer":[76],"unpredictable":[78],"dynamics":[80],"skews":[83],"PVT,":[85],"mismatch,":[86],"transistor":[88],"leakage,":[89],"further":[90],"exacerbated":[91],"process":[93],"scaling.":[94],"Turning":[95],"off":[96],"waking":[98],"up":[99],"requires":[103],"charging":[104],"or":[105],"discharging":[106],"capacitors":[109],"which":[110,122],"inherently":[112],"slow.":[113],"This":[114],"paper":[115],"presents":[116],"all-digital":[118],"architecture":[121],"(1)":[123],"provides":[124,145],"fractional-n":[125],"capability":[126],"digital":[129,140],"domain;":[130],"(2)":[131],"implements":[132],"SSC":[133],"within":[134],"loop;":[137],"(3)":[138],"performs":[139],"deskew;":[142],"(4)":[144],"dynamic":[146],"adjustment":[149],"shorten":[151],"time.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}