{"id":"https://openalex.org/W2015912445","doi":"https://doi.org/10.1109/isscc.2012.6176931","title":"An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms","display_name":"An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2015912445","doi":"https://doi.org/10.1109/isscc.2012.6176931","mag":"2015912445"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6176931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017560036","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0002-8802-0457"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108477625","display_name":"Kaidi You","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaidi You","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103514636","display_name":"Ruijin Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruijin Xiao","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108394296","display_name":"Heng Quan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Heng Quan","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111898791","display_name":"Peng Ou","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Ou","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451656","display_name":"Ying Yan","orcid":"https://orcid.org/0009-0003-3890-6238"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yan Ying","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101590164","display_name":"Haofan Yang","orcid":"https://orcid.org/0000-0003-4825-2867"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haofan Yang","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073266325","display_name":"Minge Jing","orcid":"https://orcid.org/0009-0005-0446-5600"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming'e Jing","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":5.0932,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.9668225,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"64","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8432273268699646},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.6383745670318604},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5808847546577454},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5123892426490784},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5115045309066772},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.49685409665107727},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4956909418106079},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4573052227497101},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4550607204437256},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4350886940956116},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4345051348209381},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.43220871686935425},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43111586570739746},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4126672148704529},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4122304320335388},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.38749951124191284},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2717627286911011},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26386386156082153},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2604943811893463},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15184801816940308},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1166093647480011}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8432273268699646},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.6383745670318604},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5808847546577454},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5123892426490784},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5115045309066772},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.49685409665107727},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4956909418106079},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4573052227497101},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4550607204437256},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4350886940956116},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4345051348209381},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.43220871686935425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43111586570739746},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4126672148704529},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4122304320335388},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.38749951124191284},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2717627286911011},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26386386156082153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2604943811893463},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15184801816940308},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1166093647480011}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6176931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1571966565","https://openalex.org/W1974420955","https://openalex.org/W2005345974","https://openalex.org/W2027189170","https://openalex.org/W2055006971","https://openalex.org/W2549727931","https://openalex.org/W6634331051","https://openalex.org/W6651790823"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2781952239","https://openalex.org/W1848192231","https://openalex.org/W2606565524","https://openalex.org/W3021597805","https://openalex.org/W2105141138","https://openalex.org/W2560368221","https://openalex.org/W2247651031","https://openalex.org/W120214571","https://openalex.org/W2148868967"],"abstract_inverted_index":{"Almost":[0],"all":[1],"multicore":[2,123],"processors":[3],"use":[4],"a":[5,35],"shared-memory":[6,68],"architecture":[7,65],"due":[8,23],"to":[9,24,89,110],"its":[10,25,137],"simple":[11],"programming":[12],"model.":[13],"Recently,":[14],"however,":[15],"the":[16,112],"message-passing":[17,70],"mechanism":[18,38,109],"is":[19,141,147],"also":[20],"drawing":[21],"attention":[22],"potentially":[26],"better":[27],"scalability.":[28],"In":[29],"this":[30],"work,":[31],"we":[32],"demonstrate":[33],"that":[34,136],"hybrid":[36],"communication":[37],"supporting":[39,66],"both":[40,48,67],"message":[41],"passing":[42],"and":[43,51,69,85,95,143],"shared":[44,87],"memory":[45,75,84,88],"can":[46,125],"provide":[47,126],"higher":[49],"performance":[50,128],"energy":[52,98],"efficiency.":[53],"This":[54],"16-core":[55],"processor":[56,117,124],"has":[57],"3":[58],"key":[59],"features:":[60],"(1)":[61],"A":[62,73,106],"cluster-based":[63],"hierarchical":[64],"communication.":[71],"(2)":[72],"cache-free":[74],"hierarchy":[76],"with":[77,153],"an":[78],"extended":[79],"register":[80],"file,":[81],"small":[82],"private":[83],"moderate":[86],"avoid":[90],"complex":[91],"cache":[92],"coherence":[93],"issues":[94],"achieve":[96],"high":[97,127],"efficiency":[99],"by":[100],"keeping":[101],"data":[102],"accesses":[103],"local.":[104],"(3)":[105],"hardware-aided":[107],"mailbox":[108],"accelerate":[111],"synchronization":[113],"procedure":[114],"between":[115],"different":[116],"nodes.":[118],"With":[119],"these":[120],"techniques,":[121],"our":[122],"for":[129],"many":[130],"applications.":[131],"Chip":[132],"test":[133],"results":[134],"show":[135],"maximum":[138],"clock":[139,154],"frequency":[140],"800MHz":[142],"typical":[144],"power":[145],"consumption":[146],"320mW,":[148],"when":[149],"running":[150],"basic":[151],"applications":[152],"gating":[155],"at":[156,158],"1.2V":[157],"room":[159],"temperature.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}