{"id":"https://openalex.org/W2054043241","doi":"https://doi.org/10.1109/isscc.2011.5746328","title":"A 0.013mm<sup>2</sup> 5μW DC-coupled neural signal acquisition IC with 0.5V supply","display_name":"A 0.013mm<sup>2</sup> 5μW DC-coupled neural signal acquisition IC with 0.5V supply","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2054043241","doi":"https://doi.org/10.1109/isscc.2011.5746328","mag":"2054043241"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2011.5746328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009955932","display_name":"Rikky Muller","orcid":"https://orcid.org/0000-0003-3791-1847"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rikky Muller","raw_affiliation_strings":["University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002641744","display_name":"Simone Gambini","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Simone Gambini","raw_affiliation_strings":["Telegent Systems, Inc., Sunnyvale, CA, USA","University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Telegent Systems, Inc., Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088933304","display_name":"Jan M. Rabaey","orcid":"https://orcid.org/0000-0001-6290-4855"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jan M. Rabaey","raw_affiliation_strings":["University of California, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":27.2584,"has_fulltext":false,"cited_by_count":138,"citation_normalized_percentile":{"value":1.0,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"302","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7837061882019043},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6001650094985962},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5129337310791016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5092681646347046},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4939742684364319},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4707905352115631},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46209847927093506},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.454550176858902},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45277103781700134},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4469359517097473},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4168168306350708},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3482179641723633}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7837061882019043},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6001650094985962},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5129337310791016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5092681646347046},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4939742684364319},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4707905352115631},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46209847927093506},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.454550176858902},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45277103781700134},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4469359517097473},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4168168306350708},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3482179641723633},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2011.5746328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1965291684","https://openalex.org/W2068330977","https://openalex.org/W2113017191","https://openalex.org/W2139301003","https://openalex.org/W2141731119","https://openalex.org/W2169866873","https://openalex.org/W2177464813","https://openalex.org/W3142095621"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2389214306","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W4235240664","https://openalex.org/W2965083567","https://openalex.org/W1838576100","https://openalex.org/W2095886385"],"abstract_inverted_index":{"Recent":[0],"success":[1],"in":[2,24,62,80],"brain-machine":[3],"interfaces":[4],"has":[5,21],"provided":[6],"hope":[7],"for":[8],"patients":[9],"with":[10,113,127],"spinal-cord":[11],"injuries,":[12],"Parkinson's":[13],"disease,":[14],"and":[15,20,47,54,65,100],"other":[16],"debilitating":[17],"neurological":[18],"conditions,":[19],"boosted":[22],"interest":[23],"electronic":[25],"recording":[26,31],"of":[27,103,108],"cortical":[28],"signals.":[29],"State-of-the-art":[30],"solutions":[32],"rely":[33],"heavily":[34],"on":[35],"analog":[36],"techniques":[37],"at":[38,67],"relatively":[39],"high":[40],"supply":[41,70,120],"voltages":[42],"to":[43,50,77],"perform":[44],"signal":[45],"conditioning":[46],"filtering,":[48],"leading":[49],"large":[51],"silicon":[52,82],"area":[53,83],"limited":[55],"programmability.":[56],"We":[57],"present":[58],"a":[59,68,81,93],"neural":[60],"interface":[61],"65nm":[63,109],"CMOS":[64,110],"operating":[66],"0.5V":[69],"that":[71,96],"obtains":[72],"performance":[73],"comparable":[74],"or":[75],"superior":[76],"state-of-the-art":[78],"systems":[79],"over":[84],"3x":[85],"smaller.":[86],"These":[87],"results":[88],"are":[89],"achieved":[90],"by":[91],"using":[92],"scalable":[94],"architecture":[95],"avoids":[97],"on-chip":[98],"passives":[99],"takes":[101],"advantage":[102],"high-density":[104],"logic.":[105],"The":[106],"use":[107],"eases":[111],"integration":[112],"low-power":[114],"digital":[115],"systems,":[116],"while":[117],"the":[118,123],"low":[119],"voltage":[121],"makes":[122],"design":[124],"more":[125],"compatible":[126],"wireless":[128],"powering":[129],"schemes.":[130]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":22},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":15},{"year":2015,"cited_by_count":17},{"year":2014,"cited_by_count":14},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":8}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}