{"id":"https://openalex.org/W3141954553","doi":"https://doi.org/10.1109/isscc.2011.5746314","title":"A low-power integrated x86&amp;#x2013;64 and graphics processor for mobile computing devices","display_name":"A low-power integrated x86&amp;#x2013;64 and graphics processor for mobile computing devices","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W3141954553","doi":"https://doi.org/10.1109/isscc.2011.5746314","mag":"3141954553"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2011.5746314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078638579","display_name":"S. Gutta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Srinivasa Rao Gutta","raw_affiliation_strings":["AMD, Inc., Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Inc., Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005956106","display_name":"Denis Foley","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Denis Foley","raw_affiliation_strings":["Advanced Micro Devices, Inc., Boxborough, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Boxborough, MA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060865786","display_name":"Ajay Naini","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ajay Naini","raw_affiliation_strings":["AMD, Inc., Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Inc., Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046516514","display_name":"Robert Wasmuth","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Wasmuth","raw_affiliation_strings":["Advanced Micro Devices, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080389688","display_name":"Don Cherepacha","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Don Cherepacha","raw_affiliation_strings":["AMD, Inc., Markham, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Inc., Markham, Canada","institution_ids":["https://openalex.org/I1311921367"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2881,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82971281,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"270","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8009408712387085},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.782381534576416},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6477140188217163},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5500808358192444},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4851118326187134},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4776376783847809},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.46648576855659485},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4625200033187866},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.46215420961380005},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.45540034770965576},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44035598635673523},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.43808338046073914},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.41902703046798706},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.32504165172576904},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.31350332498550415},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.25680649280548096},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.25109100341796875}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8009408712387085},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.782381534576416},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6477140188217163},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5500808358192444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4851118326187134},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4776376783847809},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.46648576855659485},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4625200033187866},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.46215420961380005},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.45540034770965576},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44035598635673523},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.43808338046073914},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.41902703046798706},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.32504165172576904},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.31350332498550415},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.25680649280548096},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25109100341796875},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2011.5746314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1980699453","https://openalex.org/W2031456393"],"related_works":["https://openalex.org/W3029446734","https://openalex.org/W2155373950","https://openalex.org/W2753615087","https://openalex.org/W3048967625","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W2057195881","https://openalex.org/W4386793373","https://openalex.org/W4243618206","https://openalex.org/W2138825797"],"abstract_inverted_index":{"AMD's":[0],"first":[1],"Fusion":[2,58,188],"Accelerated":[3],"Processor":[4],"Unit":[5],"(APU)":[6],"codenamed":[7,16],"\"Zacate\"":[8],"combines":[9],"a":[10,25,34,43,70,97],"pair":[11],"of":[12,64,72,100,121,136,148],"x86":[13],"CPUs":[14],"cores":[15],"\"Bobcat\",":[17],"1MB":[18],"L2":[19],"Cache,":[20],"Client":[21],"Northbridge":[22],"(CNB),":[23],"with":[24],"DirectX\"":[26],"11":[27],"Radeon\u2122":[28],"HD5000":[29],"graph":[30],"ics/multimedia":[31],"controller":[32,85],"on":[33,150],"single":[35],"die.":[36],"The":[37,57,82,164],"CNB":[38,107,123],"provides":[39],"an":[40,61,186],"interface":[41],"to":[42,55,131,143,185,205],"sin":[44],"gle":[45],"64b":[46],"DDR3":[47],"memory":[48,66,74,84,93,103,132,139,156],"channel,":[49],"which":[50],"can":[51],"operate":[52],"at":[53],"up":[54],"DDR3-1066.":[56],"architecture":[59,67],"implements":[60],"efficient":[62],"form":[63],"unified":[65],"(UMA)":[68],"where":[69],"portion":[71],"system":[73,195],"is":[75,192],"reserved":[76],"as":[77],"graphics":[78,83],"frame":[79],"buffer":[80],"memory.":[81],"(GMC)":[86],"arbitrates":[87],"between":[88],"graphics,":[89],"video":[90],"and":[91,95,113,133,161],"display":[92,167],"accesses":[94],"presents":[96],"well-ordered":[98],"stream":[99],"sys":[101],"tem":[102],"requests":[104,118],"through":[105],"the":[106,122,137,149],"over":[108],"dedicated":[109],"256b":[110],"wide":[111],"read":[112],"write":[114],"busses.":[115],"These":[116],"GMC":[117],"bypass":[119],"all":[120],"coherency":[124],"mechanisms":[125],"allowing":[126],"for":[127,194],"fast":[128],"direct":[129],"access":[130],"exposing":[134],"most":[135],"available":[138],"bandwidth":[140],"(8.53GB/S).":[141],"Compared":[142],"two":[144],"chip":[145],"solutions,":[146],"use":[147],"die":[151],"integrated":[152],"GPU":[153],"significantly":[154],"reduces":[155,162],"latency,":[157],"improves":[158],"request":[159],"ordering,":[160],"power":[163],"APU":[165],"supports":[166,203],"formats":[168],"including":[169],"VGA,":[170],"LVDS,":[171],"Display":[172],"Port,":[173],"DVI":[174],"or":[175],"HDMI\u2122.":[176],"A":[177],"x4":[178],"Gen2":[179,201],"PCIe":[180,200],"Unified":[181],"Media":[182],"Interface":[183],"(UMI)":[184],"external":[187,206],"Controller":[189],"Hub":[190],"(FCH)":[191],"supported":[193],"I/O.":[196],"An":[197],"additional":[198],"4x":[199],"link":[202],"I/O":[204],"Discrete":[207],"Graphics":[208],"chip.":[209]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
