{"id":"https://openalex.org/W3213104937","doi":"https://doi.org/10.1109/isscc.2011.5746230","title":"A 32nm 3.1 billion transistor 12-wide-issue Itanium<sup>\u00ae</sup> processor for mission-critical servers","display_name":"A 32nm 3.1 billion transistor 12-wide-issue Itanium<sup>\u00ae</sup> processor for mission-critical servers","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W3213104937","doi":"https://doi.org/10.1109/isscc.2011.5746230","mag":"3213104937"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2011.5746230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021963235","display_name":"R. Riedlinger","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Reid J. Riedlinger","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005633411","display_name":"Rohit Bhatia","orcid":"https://orcid.org/0000-0001-7662-3202"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rohit Bhatia","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081294970","display_name":"Larry Biro","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Larry Biro","raw_affiliation_strings":["Intel, Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005035025","display_name":"Bill Bowhill","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Bowhill","raw_affiliation_strings":["Intel, Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053764248","display_name":"E. Fetzer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Fetzer","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019901273","display_name":"P.E. Gronowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Gronowski","raw_affiliation_strings":["Intel, Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050271706","display_name":"T. Grutkowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Grutkowski","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5021963235"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":4.7694,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.95414702,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"84","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5284526348114014},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32018721103668213}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5284526348114014},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32018721103668213}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2011.5746230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2139642492","https://openalex.org/W2176367099"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2382986841","https://openalex.org/W2354060507","https://openalex.org/W2371792015","https://openalex.org/W2388417751","https://openalex.org/W2356762897","https://openalex.org/W2121854243"],"abstract_inverted_index":{"The":[0,40,71,97],"next":[1],"generation":[2],"in":[3,75],"the":[4,29,112,126,141,151,155],"Intel":[5,76],"<sup":[6,10,33,54,59,77,99],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[7,11,34,55,60,78,100],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00ae</sup>":[8,12,35,56,61,79],"Itanium":[9,32,58],"processor":[13,72],"family,":[14],"code":[15],"named":[16],"Poulson,":[17],"has":[18],"eight":[19,113],"multi-threaded":[20],"64":[21],"bit":[22],"cores.":[23,114],"Poulson":[24,131],"is":[25,73,123],"socket":[26],"compatible":[27],"with":[28,91,107],"current":[30],"Intel\u00ae":[31],"Processor":[36],"9300":[37],"series":[38],"(Tukwila).":[39],"new":[41],"design":[42,143],"integrates":[43],"a":[44],"ring-based":[45],"system":[46,129],"interface":[47],"derived":[48],"from":[49],"portions":[50],"of":[51,66,94,117,119,154],"previous":[52],"Xeon":[53],"and":[57,63,128,149,157],"processors,":[62],"includes":[64],"32MB":[65],"Last":[67],"Level":[68],"Cache":[69],"(LLC).":[70],"designed":[74],"'s":[80],"32nm":[81],"CMOS":[82],"technology":[83],"utilizing":[84],"high-K":[85],"dielectric":[86],"metal":[87],"gate":[88],"transistors":[89],"combined":[90],"nine":[92],"layers":[93],"copper":[95],"interconnect.":[96],"18.2x29.9mm":[98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[101],"die":[102,121],"contains":[103],"3.1":[104],"billion":[105],"transistors,":[106],"720":[108],"million":[109],"allocated":[110],"to":[111,163],"A":[115],"total":[116],"54MB":[118],"on":[120],"cache":[122],"distributed":[124],"throughout":[125],"core":[127],"interface.":[130],"implements":[132],"twice":[133],"as":[134,137],"many":[135],"cores":[136],"Tukwila":[138],"while":[139],"lowering":[140],"thermal":[142],"power":[144],"(TDP)":[145],"by":[146,161],"15Wto":[147],"170W":[148],"increases":[150],"top":[152],"frequency":[153],"I/O":[156],"memory":[158],"inter":[159],"faces":[160],"50%":[162],"6.4GT/s.":[164]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}