{"id":"https://openalex.org/W3213104937","doi":"https://doi.org/10.1109/isscc.2011.5746230","title":"A 32nm 3.1 billion transistor 12-wide-issue Itanium<sup>\u00ae</sup> processor for mission-critical servers","display_name":"A 32nm 3.1 billion transistor 12-wide-issue Itanium<sup>\u00ae</sup> processor for mission-critical servers","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W3213104937","doi":"https://doi.org/10.1109/isscc.2011.5746230","mag":"3213104937"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2011.5746230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021963235","display_name":"R. Riedlinger","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Reid J. Riedlinger","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005633411","display_name":"Rohit Bhatia","orcid":"https://orcid.org/0000-0001-7662-3202"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rohit Bhatia","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081294970","display_name":"Larry Biro","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Larry Biro","raw_affiliation_strings":["Intel, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005035025","display_name":"Bill Bowhill","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Bowhill","raw_affiliation_strings":["Intel, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053764248","display_name":"E. Fetzer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Fetzer","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019901273","display_name":"P.E. Gronowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Gronowski","raw_affiliation_strings":["Intel, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050271706","display_name":"T. Grutkowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Grutkowski","raw_affiliation_strings":["Intel, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":8.0551,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.98461761,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"84","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5284526348114014},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32018721103668213}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5284526348114014},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32018721103668213}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2011.5746230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2139642492","https://openalex.org/W2176367099"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2382986841","https://openalex.org/W2354060507","https://openalex.org/W2371792015","https://openalex.org/W2388417751","https://openalex.org/W2356762897","https://openalex.org/W2121854243"],"abstract_inverted_index":{"The":[0,28,51,73],"next":[1],"generation":[2],"in":[3,55],"the":[4,21,84,98,113,123,127],"Intel\u00aeItanium\u00aeprocessor":[5],"family,":[6],"code":[7],"named":[8],"Poulson,":[9],"has":[10],"eight":[11,85],"multi-threaded":[12],"64":[13],"bit":[14],"cores.":[15,86],"Poulson":[16,103],"is":[17,53,95],"socket":[18],"compatible":[19],"with":[20,67,79],"current":[22],"Intel\u00ae":[23],"Itanium\u00aeProcessor":[24],"9300":[25],"series":[26],"(Tukwila).":[27],"new":[29],"design":[30,115],"integrates":[31],"a":[32],"ring-based":[33],"system":[34,101],"interface":[35],"derived":[36],"from":[37],"portions":[38],"of":[39,46,70,89,91,126],"previous":[40],"Xeon\u00aeand":[41],"Itanium\u00aeprocessors,":[42],"and":[43,100,121,129],"includes":[44],"32MB":[45],"Last":[47],"Level":[48],"Cache":[49],"(LLC).":[50],"processor":[52],"designed":[54],"Intel\u00ae's":[56],"32nm":[57],"CMOS":[58],"technology":[59],"utilizing":[60],"high-K":[61],"dielectric":[62],"metal":[63],"gate":[64],"transistors":[65],"combined":[66],"nine":[68],"layers":[69],"copper":[71],"interconnect.":[72],"18.2x29.9mm2die":[74],"contains":[75],"3.1":[76],"billion":[77],"transistors,":[78],"720":[80],"million":[81],"allocated":[82],"to":[83,135],"A":[87],"total":[88],"54MB":[90],"on":[92],"die":[93],"cache":[94],"distributed":[96],"throughout":[97],"core":[99],"interface.":[102],"implements":[104],"twice":[105],"as":[106,109],"many":[107],"cores":[108],"Tukwila":[110],"while":[111],"lowering":[112],"thermal":[114],"power":[116],"(TDP)":[117],"by":[118,133],"15Wto":[119],"170W":[120],"increases":[122],"top":[124],"frequency":[125],"I/O":[128],"memory":[130],"inter":[131],"faces":[132],"50%":[134],"6.4GT/s.":[136]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}