{"id":"https://openalex.org/W2048986308","doi":"https://doi.org/10.1109/isscc.2011.5746225","title":"A 32nm Westmere-EX Xeon&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; enterprise processor","display_name":"A 32nm Westmere-EX Xeon&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; enterprise processor","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2048986308","doi":"https://doi.org/10.1109/isscc.2011.5746225","mag":"2048986308"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2011.5746225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036980723","display_name":"Shankar Sawant","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"Shankar Sawant","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052847021","display_name":"Utpal Desai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Utpal Desai","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079031198","display_name":"Gururaj Shamanna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Gururaj Shamanna","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003399137","display_name":"Lokesh Sharma","orcid":"https://orcid.org/0000-0003-3040-9029"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Lokesh Sharma","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036768916","display_name":"Mandar Ranade","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Mandar Ranade","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000064810","display_name":"Anil Agarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Anil Agarwal","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009509144","display_name":"Sampath Dakshinamurthy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Sampath Dakshinamurthy","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060988525","display_name":"Rajagopal Narayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Rajagopal Narayanan","raw_affiliation_strings":["Intel Corporation, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5036980723"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":6.3591,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.96808637,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"74","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.6022480130195618},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5704682469367981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5553117990493774},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4706061780452728},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45662957429885864},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.42336422204971313},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34857434034347534},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21036270260810852},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18502739071846008}],"concepts":[{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.6022480130195618},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5704682469367981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5553117990493774},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4706061780452728},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45662957429885864},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.42336422204971313},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34857434034347534},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21036270260810852},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18502739071846008}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2011.5746225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2011.5746225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2053362661","https://openalex.org/W2096142955","https://openalex.org/W2104196799","https://openalex.org/W2141041201","https://openalex.org/W2472491098","https://openalex.org/W3148024018"],"related_works":["https://openalex.org/W2887282140","https://openalex.org/W2936534257","https://openalex.org/W2526069705","https://openalex.org/W1980140364","https://openalex.org/W2024016913","https://openalex.org/W4297692848","https://openalex.org/W2214459866","https://openalex.org/W2887672844","https://openalex.org/W2295585735","https://openalex.org/W2035419609"],"abstract_inverted_index":{"The":[0,55],"next-generation":[1],"enterprise":[2],"Xeon":[3],"<sup":[4],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00ae</sup>":[6],"processor":[7,56],"consists":[8],"of":[9],"10":[10],"Westmere":[11],"32nm":[12,60],"cores":[13],"and":[14,36,50,67],"a":[15,23],"shared":[16],"inclusive":[17],"L3":[18],"cache":[19],"(LLC)":[20],"integrated":[21],"on":[22,33],"monolith":[24],"ic":[25],"die,":[26],"with":[27],"link-based":[28],"l/Os.":[29],"This":[30],"paper":[31],"focuses":[32],"the":[34,40],"innovations":[35],"circuit":[37],"optimizations":[38],"over":[39],"predecessor":[41],"targeting":[42],"idle":[43],"power":[44],"reduction,":[45],"robust":[46],"high-speed":[47],"I/O":[48],"links,":[49],"performance":[51],"per":[52,70],"watt":[53],"improvements.":[54],"is":[57],"implemented":[58],"in":[59],"CMOS":[61],"using":[62],"high-\u03ba":[63],"metal":[64],"gate":[65],"transistors":[66],"nine":[68],"cop":[69],"interconnect":[71],"layers.":[72]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":11}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}