{"id":"https://openalex.org/W2029835765","doi":"https://doi.org/10.1109/isscc.2010.5434030","title":"A 40nm 16-core 128-thread CMT SPARC SoC processor","display_name":"A 40nm 16-core 128-thread CMT SPARC SoC processor","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2029835765","doi":"https://doi.org/10.1109/isscc.2010.5434030","mag":"2029835765"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2010.5434030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5434030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054632012","display_name":"Jinuk Luke Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jinuk Luke Shin","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111579861","display_name":"Kenway W. Tam","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenway Tam","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062027635","display_name":"Dawei Huang","orcid":"https://orcid.org/0000-0002-4496-2354"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dawei Huang","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048693100","display_name":"Bruce Petrick","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Petrick","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110755910","display_name":"Ha Pham","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ha Pham","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109227987","display_name":"Changku Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changku Hwang","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101999316","display_name":"Hongping Li","orcid":"https://orcid.org/0000-0002-3706-4791"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongping Li","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077083491","display_name":"Alan Smith","orcid":"https://orcid.org/0000-0002-5247-6567"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Smith","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080675235","display_name":"Timothy Johnson","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Timothy Johnson","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034055199","display_name":"Francis Schumacher","orcid":"https://orcid.org/0009-0004-5112-8941"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Francis Schumacher","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007361879","display_name":"David Greenhill","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Greenhill","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077447335","display_name":"Ana Sonia Leon","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ana Sonia Leon","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084084765","display_name":"Allan Strong","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Allan Strong","raw_affiliation_strings":["Sun Microsystems, Santa Clara, CA, USA","[Sun Microsystems, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":13,"corresponding_author_ids":["https://openalex.org/A5054632012"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":21.0112,"has_fulltext":false,"cited_by_count":78,"citation_normalized_percentile":{"value":0.99637366,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7479825019836426},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7450500130653381},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5916222929954529},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5549269914627075},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5371886491775513},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5101954936981201},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4947490394115448},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4906708002090454},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.48599085211753845},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4691145718097687},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.44060230255126953},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.43465861678123474},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.35096102952957153},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3141816258430481},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.19780680537223816},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07988041639328003}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7479825019836426},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7450500130653381},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5916222929954529},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5549269914627075},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5371886491775513},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5101954936981201},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4947490394115448},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4906708002090454},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.48599085211753845},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4691145718097687},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.44060230255126953},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.43465861678123474},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.35096102952957153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3141816258430481},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.19780680537223816},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07988041639328003}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2010.5434030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5434030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2142698693","https://openalex.org/W6681522494"],"related_works":["https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W1993191611","https://openalex.org/W1999755551","https://openalex.org/W2578331457","https://openalex.org/W4238392246","https://openalex.org/W2029518214","https://openalex.org/W1594092496","https://openalex.org/W3142189107"],"abstract_inverted_index":{"This":[0,132],"next":[1],"generation":[2],"of":[3,29,37,89,121],"Chip":[4],"Multithreaded":[5],"(CMT)":[6],"SPARC":[7,56],"SoC":[8],"processor,":[9],"code":[10],"named":[11],"Rainbow":[12],"Falls,":[13],"doubles":[14],"on-chip":[15],"thread":[16,69],"count":[17,70],"over":[18],"its":[19],"predecessor":[20],"the":[21,35,49,67,96,117,122,126,130],"UltraSparc":[22],"T2+.":[23],"The":[24,75],"chip":[25],"offers":[26],"high":[27],"levels":[28],"integration":[30],"and":[31,43,119,129,141,150],"scalability":[32],"with":[33,86,95],"twice":[34],"number":[36],"cores,":[38],"a":[39,63,72,87,102,134],"larger":[40],"L2":[41,99,143],"cache,":[42],"higher":[44],"maximum":[45],"I/O":[46],"bandwidth,":[47],"within":[48],"same":[50],"power":[51],"envelope.":[52],"Sixteen":[53],"8-threaded":[54],"enhanced":[55],"cores":[57,128],"(SPC)":[58],"provide":[59],"128":[60],"threads":[61],"in":[62],"single":[64],"die,":[65],"delivering":[66,105],"highest":[68],"for":[71,145],"general-purpose":[73],"microprocessor.":[74],"new":[76],"cache":[77,100],"coherency":[78],"further":[79],"allows":[80],"up":[81],"to":[82,115],"4-way":[83],"glueless":[84],"systems":[85],"total":[88],"512":[90],"threads.":[91],"Each":[92],"core":[93,140,147],"communicates":[94],"unified":[97],"6MB":[98],"through":[101],"crossbar":[103],"(CCX)":[104],"461GB/s":[106],"(Fig.":[107],"5.2.1).":[108],"A":[109],"gasket":[110],"(CXG)":[111],"is":[112],"also":[113],"introduced":[114],"manage":[116],"congestion":[118],"synchronization":[120],"massive":[123],"interconnect":[124],"between":[125,138],"16":[127],"crossbar.":[131],"facilitates":[133],"synchronized":[135],"delay":[136],"control":[137],"any":[139,142],"bank":[144],"partial":[146],"product":[148],"binning":[149],"testing.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":11}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}