{"id":"https://openalex.org/W2077489843","doi":"https://doi.org/10.1109/isscc.2010.5434000","title":"A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® processor","display_name":"A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® processor","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2077489843","doi":"https://doi.org/10.1109/isscc.2010.5434000","mag":"2077489843"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2010.5434000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5434000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081463979","display_name":"Cheolmin Park","orcid":"https://orcid.org/0000-0001-9750-6355"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cheolmin Park","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037967695","display_name":"R.W. Badeau","orcid":null},"institutions":[{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roy Badeau","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081294970","display_name":"Larry Biro","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Larry Biro","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108484112","display_name":"Jonathan Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Chang","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110151100","display_name":"Tejpal Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tejpal Singh","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048220280","display_name":"Jim Vash","orcid":null},"institutions":[{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Vash","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100696804","display_name":"Bo Wang","orcid":"https://orcid.org/0000-0001-9199-0799"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bo Wang","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041070353","display_name":"Tom Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I1330254920","display_name":"Hudson Institute","ror":"https://ror.org/014n3ck53","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1330254920"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Wang","raw_affiliation_strings":["Intel, Hudson, MA","Intel Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hudson, MA","institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5081463979"],"corresponding_institution_ids":["https://openalex.org/I1330254920","https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.5978,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.90178077,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"180","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.7455136179924011},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6575506329536438},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.6537137031555176},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6440023183822632},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5452192425727844},{"id":"https://openalex.org/keywords/ring","display_name":"Ring (chemistry)","score":0.5406460762023926},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5080809593200684},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4844479560852051},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4844243824481964},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.47381818294525146},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4630126953125},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4322882890701294},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4283987283706665},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39959242939949036},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29523706436157227},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17288008332252502},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13874483108520508},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12539979815483093},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10318043828010559},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.08861210942268372}],"concepts":[{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.7455136179924011},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6575506329536438},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.6537137031555176},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6440023183822632},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5452192425727844},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.5406460762023926},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5080809593200684},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4844479560852051},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4844243824481964},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.47381818294525146},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4630126953125},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4322882890701294},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4283987283706665},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39959242939949036},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29523706436157227},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17288008332252502},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13874483108520508},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12539979815483093},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10318043828010559},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.08861210942268372},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2010.5434000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5434000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2104196799","https://openalex.org/W2398913158","https://openalex.org/W3148024018"],"related_works":["https://openalex.org/W2475524688","https://openalex.org/W2739740241","https://openalex.org/W2085105049","https://openalex.org/W2592417500","https://openalex.org/W1974923383","https://openalex.org/W2526069705","https://openalex.org/W2024016913","https://openalex.org/W2019153376","https://openalex.org/W2796552083","https://openalex.org/W2949197156"],"abstract_inverted_index":{"A":[0],"1.2":[1],"TB/s":[2],"ring":[3],"interconnect":[4],"implemented":[5],"with":[6],"a":[7],"9":[8],"metal":[9],"45":[10],"nm":[11],"technology":[12],"is":[13,46],"described.":[14,47],"The":[15,34],"implementation":[16],"provides":[17],"on-die":[18],"communication":[19],"for":[20],"8":[21],"Xeon":[22],"cores,":[23],"8-port":[24],"parallel-access":[25],"24":[26],"MB":[27],"L3":[28],"cache,":[29],"and":[30,37],"2":[31],"system-interface":[32],"ports.":[33],"efficient,":[35],"flexible,":[36],"modular":[38],"building-block":[39],"approach":[40],"used":[41],"to":[42],"construct":[43],"our":[44],"design":[45]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}