{"id":"https://openalex.org/W2066728424","doi":"https://doi.org/10.1109/isscc.2010.5433998","title":"A microcontroller-based PVT control system for a 65nm 72Mb synchronous SRAM","display_name":"A microcontroller-based PVT control system for a 65nm 72Mb synchronous SRAM","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2066728424","doi":"https://doi.org/10.1109/isscc.2010.5433998","mag":"2066728424"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2010.5433998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084551003","display_name":"Sherif T Eid","orcid":null},"institutions":[{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]},{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]}],"countries":["JP","US"],"is_corresponding":true,"raw_author_name":"Sherif T Eid","raw_affiliation_strings":["Cypress Semiconductor, San Jose, CA","[Cypress Semiconductor, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Cypress Semiconductor, San Jose, CA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041131828","display_name":"Morgan Whately","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]},{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Morgan Whately","raw_affiliation_strings":["Cypress Semiconductor, San Jose, CA","[Cypress Semiconductor, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Cypress Semiconductor, San Jose, CA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110003223","display_name":"Sandeep Krishnegowda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]},{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Sandeep Krishnegowda","raw_affiliation_strings":["Cypress Semiconductor, San Jose, CA","[Cypress Semiconductor, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Cypress Semiconductor, San Jose, CA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5084551003"],"corresponding_institution_ids":["https://openalex.org/I4210127281","https://openalex.org/I76610242"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71949387,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.8777443766593933},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8616957664489746},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6688948273658752},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.594279944896698},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5864058136940002},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5823147296905518},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4983537197113037},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4720488488674164},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4302740693092346},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4143053889274597},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39339733123779297},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31993919610977173},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31663233041763306},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12787464261054993},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12107318639755249}],"concepts":[{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.8777443766593933},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8616957664489746},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6688948273658752},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.594279944896698},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5864058136940002},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5823147296905518},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4983537197113037},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4720488488674164},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4302740693092346},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4143053889274597},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39339733123779297},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31993919610977173},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31663233041763306},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12787464261054993},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12107318639755249},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2010.5433998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1499787768","https://openalex.org/W2048420745","https://openalex.org/W2136586884","https://openalex.org/W2169675423"],"related_works":["https://openalex.org/W4316095964","https://openalex.org/W4392590355","https://openalex.org/W2366613813","https://openalex.org/W2119025037","https://openalex.org/W2967825365","https://openalex.org/W2184036065","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2136854845","https://openalex.org/W4382130817"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,21,49,55],"manufacturable":[3],"scheme":[4],"for":[5],"managing":[6],"PVT":[7],"variations":[8],"and":[9,12,20,28,35],"controlling":[10],"speed":[11],"power":[13,29],"consumption":[14],"by":[15],"using":[16],"an":[17],"on-chip":[18],"microcontroller":[19],"temperature":[22],"sensor.":[23],"The":[24,39],"system":[25],"varies":[26],"body-bias":[27],"supplies":[30],"of":[31,48],"the":[32],"memory":[33],"core":[34],"periphery":[36],"logic":[37],"independently.":[38],"circuit":[40],"occupies":[41],"0.32":[42],"mm":[43],"<sup":[44],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[45],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[46],"(0.4%)":[47],"72":[50],"Mb":[51],"SRAM":[52],"test-chip":[53],"in":[54],"65":[56],"nm":[57],"CMOS":[58],"process.":[59]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}