{"id":"https://openalex.org/W2072448041","doi":"https://doi.org/10.1109/isscc.2010.5433997","title":"Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor","display_name":"Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2072448041","doi":"https://doi.org/10.1109/isscc.2010.5433997","mag":"2072448041"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2010.5433997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061796240","display_name":"Saurabh Dighe","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Dighe","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"S. Vangal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Vangal","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043332479","display_name":"Paolo Aseron","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Aseron","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101658825","display_name":"Sunil Kumar","orcid":"https://orcid.org/0000-0002-7432-3510"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"S. Kumar","raw_affiliation_strings":["Intel, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112441360","display_name":"Tiju Jacob","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"T. Jacob","raw_affiliation_strings":["Intel, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Bowman","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102833447","display_name":"Jason Howard","orcid":"https://orcid.org/0009-0005-6250-6108"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Howard","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111484157","display_name":"Jim Tschanz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Tschanz","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081522570","display_name":"Vasantha Erraguntla","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"V. Erraguntla","raw_affiliation_strings":["Intel, Bangalore, India","[Intel, Bangalore, India]"],"affiliations":[{"raw_affiliation_string":"Intel, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"[Intel, Bangalore, India]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112900267","display_name":"Nitin Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Borkar","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. De","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Borkar","raw_affiliation_strings":["Intel, Hillsboro, OR","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5061796240"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":8.8442,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.98055995,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7674113512039185},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.7308633327484131},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6339805126190186},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6331336498260498},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.5197044014930725},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.465537428855896},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4238133728504181},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33795464038848877},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19702917337417603},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1602931022644043},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1432095766067505},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13088497519493103}],"concepts":[{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7674113512039185},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7308633327484131},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6339805126190186},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6331336498260498},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.5197044014930725},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.465537428855896},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4238133728504181},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33795464038848877},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19702917337417603},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1602931022644043},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1432095766067505},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13088497519493103}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2010.5433997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1969008267","https://openalex.org/W2101360724","https://openalex.org/W2115611348","https://openalex.org/W2141721356","https://openalex.org/W2159747318","https://openalex.org/W4240567521"],"related_works":["https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W2023400509","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2154169726","https://openalex.org/W1616221615","https://openalex.org/W1720212350","https://openalex.org/W1987176048","https://openalex.org/W2898122376"],"abstract_inverted_index":{"Measured":[0],"within-die":[1],"core-to-core":[2],"F\u00bf\u00bf\u00bf":[3],"variation":[4],"data":[5],"for":[6],"an":[7],"80-core":[8],"processor":[9],"in":[10],"65":[11],"nm":[12],"is":[13,21],"presented.":[14],"Variation-aware":[15],"DVFS":[16],"with":[17],"optimal":[18],"core":[19],"mapping":[20],"shown":[22],"to":[23,28,44,51],"improve":[24],"energy":[25,47],"efficiency":[26,48],"6":[27],"35%":[29],"across":[30],"a":[31],"range":[32],"of":[33],"compute/communication":[34],"activity":[35],"workloads.":[36],"A":[37],"dynamic-thread-hopping":[38],"scheme":[39],"boosts":[40],"performance":[41],"by":[42,49],"5":[43],"10%":[45],"and":[46],"20":[50],"60%.":[52]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":11}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}