{"id":"https://openalex.org/W2015848108","doi":"https://doi.org/10.1109/isscc.2010.5433942","title":"A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O","display_name":"A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I/O","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2015848108","doi":"https://doi.org/10.1109/isscc.2010.5433942","mag":"2015848108"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2010.5433942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055977912","display_name":"Dennis Fischette","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dennis Michael Fischette","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024702898","display_name":"Alvin L. S. Loke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alvin Leng Sun Loke","raw_affiliation_strings":["AMD, Sunnyvale, CA, USA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068433974","display_name":"Michael M. Oshima","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Masanori Oshima","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107791695","display_name":"Bruce A. Doyle","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Andrew Doyle","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014157983","display_name":"Roland Bakalski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142027","display_name":"GlobalFoundries (Germany)","ror":"https://ror.org/045jad561","country_code":"DE","type":"company","lineage":["https://openalex.org/I35662394","https://openalex.org/I4210142027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roland Bakalski","raw_affiliation_strings":["Global Foundries, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Global Foundries, Dresden, Germany","institution_ids":["https://openalex.org/I4210142027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072279863","display_name":"Richard Joseph DeSantis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Joseph DeSantis","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068015942","display_name":"Anand Thiruvengadam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Thiruvengadam","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001424515","display_name":"Charles Lin Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Lin Wang","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071312920","display_name":"Gerry Talbot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gerry Robert Talbot","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109235583","display_name":"Emerson S. Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emerson S Fang","raw_affiliation_strings":["AMD, Sunnyvale, CA","[AMD, Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"AMD, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"[AMD, Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210137977"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5055977912"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":3.4637,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92603404,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"246","last_page":"247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.876073956489563},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7795490622520447},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6400340795516968},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6137889623641968},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.5499849915504456},{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.5247052907943726},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5243861079216003},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4847080707550049},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4307381808757782},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41712284088134766},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3931570053100586},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3334483206272125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31313949823379517},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.27735692262649536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2760230302810669},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1991102397441864},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.13514700531959534},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11059349775314331},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09106126427650452}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.876073956489563},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7795490622520447},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6400340795516968},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6137889623641968},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.5499849915504456},{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.5247052907943726},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5243861079216003},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4847080707550049},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4307381808757782},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41712284088134766},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3931570053100586},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3334483206272125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31313949823379517},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.27735692262649536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2760230302810669},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1991102397441864},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.13514700531959534},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11059349775314331},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09106126427650452},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2010.5433942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1563691536","https://openalex.org/W1983254556","https://openalex.org/W2074798336","https://openalex.org/W2122799241","https://openalex.org/W2167331497","https://openalex.org/W2543097326","https://openalex.org/W6633699215","https://openalex.org/W6678383643","https://openalex.org/W6685200549"],"related_works":["https://openalex.org/W984417604","https://openalex.org/W2104055211","https://openalex.org/W2498262093","https://openalex.org/W2089131288","https://openalex.org/W2188779191","https://openalex.org/W3064661991","https://openalex.org/W1486070987","https://openalex.org/W2217043549","https://openalex.org/W1600405202","https://openalex.org/W2976219355"],"abstract_inverted_index":{"A":[0],"dual-PLL":[1],"system":[2],"for":[3,16],"45":[4],"nm":[5],"SOI-CMOS":[6],"processors":[7],"is":[8],"designed":[9],"to":[10,28,54],"clock":[11],"a":[12,21,36],"multi-protocol":[13],"wireline":[14],"I/O":[15],"high-speed":[17],"digital":[18],"communications":[19],"covering":[20],"frequency":[22],"range":[23],"from":[24],"1":[25],"GHz":[26],"up":[27],"11.1":[29],"GHz.":[30],"The":[31],"two":[32],"PLLs,":[33],"based":[34],"on":[35,62],"ring":[37],"and":[38,44,51],"LC-tank":[39],"VCO,":[40],"achieve":[41],".99":[42],"ps":[43,46],"0.55":[45],"rms":[47],"jitter,":[48],"respectively.":[49],"Circuit":[50],"architectural":[52],"techniques":[53],"minimize":[55],"the":[56],"impact":[57],"of":[58],"SOI":[59],"floating-body":[60],"effect":[61],"phase":[63],"jitter":[64],"are":[65],"introduced.":[66]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}