{"id":"https://openalex.org/W1996424708","doi":"https://doi.org/10.1109/isscc.2010.5433924","title":"A 45nm CMOS 13-port 64-word 41b fully associative content-addressable register file","display_name":"A 45nm CMOS 13-port 64-word 41b fully associative content-addressable register file","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W1996424708","doi":"https://doi.org/10.1109/isscc.2010.5433924","mag":"1996424708"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2010.5433924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090913217","display_name":"Greg Burda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Greg Burda","raw_affiliation_strings":["Qualcomm, Raleigh, NC","Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm, Raleigh, NC","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044337866","display_name":"Yesh Kolla","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yesh Kolla","raw_affiliation_strings":["Qualcomm, Raleigh, NC","Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm, Raleigh, NC","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081181657","display_name":"Jim Dieffenderfer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Dieffenderfer","raw_affiliation_strings":["Qualcomm, Raleigh, NC","Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm, Raleigh, NC","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102090517","display_name":"Fadi Hamdan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi Hamdan","raw_affiliation_strings":["Qualcomm, Raleigh, NC","Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm, Raleigh, NC","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090913217"],"corresponding_institution_ids":["https://openalex.org/I4210087596"],"apc_list":null,"apc_paid":null,"fwci":0.69602825,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.7218587,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7843939065933228},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6776006817817688},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.6002393960952759},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.5658248066902161},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.5027475357055664},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4913105070590973},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4538707137107849},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4221174716949463},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35601145029067993},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33206120133399963},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3270500898361206},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14519032835960388},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10410678386688232},{"id":"https://openalex.org/keywords/linguistics","display_name":"Linguistics","score":0.09922626614570618},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09749084711074829},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.09079989790916443}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7843939065933228},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6776006817817688},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6002393960952759},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.5658248066902161},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.5027475357055664},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4913105070590973},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4538707137107849},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4221174716949463},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35601145029067993},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33206120133399963},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3270500898361206},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14519032835960388},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10410678386688232},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.09922626614570618},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09749084711074829},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.09079989790916443},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2010.5433924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1874263755","https://openalex.org/W2105402750","https://openalex.org/W2127578285","https://openalex.org/W2140368601","https://openalex.org/W2159774811","https://openalex.org/W4248576688","https://openalex.org/W4253787973","https://openalex.org/W6680764525","https://openalex.org/W6682915907"],"related_works":["https://openalex.org/W2483419948","https://openalex.org/W2046912830","https://openalex.org/W279701215","https://openalex.org/W2137740981","https://openalex.org/W1989420504","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W2107697999","https://openalex.org/W1984090010","https://openalex.org/W1902246517"],"abstract_inverted_index":{"A13-port":[0],"64-word":[1],"41":[2],"b":[3],"fully":[4],"associative":[5],"content-addressable":[6],"register":[7,21,45],"file":[8,22,46],"that":[9],"is":[10,18,23],"part":[11,24],"of":[12,25,36],"a":[13,54],"dual-issue":[14],"superscalar":[15,42],"ARMv7-architecture":[16],"CPU":[17],"described.":[19],"The":[20,44],"the":[26,30,34],"register-renaming":[27],"function":[28],"within":[29],"CPU,":[31],"allowing":[32],"for":[33],"resolution":[35],"data":[37],"hazards":[38],"common":[39],"to":[40],"out-of-order":[41],"CPUs.":[43],"occupies":[47],"0.062":[48],"mm":[49],"<sup":[50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[52],"in":[53],"1.1":[55],"V":[56],"45":[57],"nm":[58],"CMOS":[59],"technology":[60],"and":[61],"operates":[62],"at":[63],"1.4":[64],"GHz":[65],"while":[66],"consuming":[67],"21":[68],"mW.":[69]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}