{"id":"https://openalex.org/W2017917660","doi":"https://doi.org/10.1109/isscc.2010.5433856","title":"F6: Signal and power integrity for SoCs","display_name":"F6: Signal and power integrity for SoCs","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2017917660","doi":"https://doi.org/10.1109/isscc.2010.5433856","mag":"2017917660"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2010.5433856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003487892","display_name":"Don Draper","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Don Draper","raw_affiliation_strings":["True Circuits, Los Altos, CA, USA"],"affiliations":[{"raw_affiliation_string":"True Circuits, Los Altos, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabio Campi","raw_affiliation_strings":["ST Microelectronics, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Bologna, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","[Intel, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050366448","display_name":"Takashi Miyamori","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Miyamori","raw_affiliation_strings":["Toshiba, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047150107","display_name":"Shannon Morton","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shannon Morton","raw_affiliation_strings":["Icera, Bristol, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Icera, Bristol, United Kingdom","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039390348","display_name":"Willy Sansen","orcid":"https://orcid.org/0000-0003-2098-3019"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Willy Sansen","raw_affiliation_strings":["K.U. Leuven-ESAT MICAS, Belgium","K.U. Leuven, ESAT-MICAS, Belgium#TAB#"],"affiliations":[{"raw_affiliation_string":"K.U. Leuven-ESAT MICAS, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"K.U. Leuven, ESAT-MICAS, Belgium#TAB#","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025438151","display_name":"Vladimir Stojanovi\u0107","orcid":"https://orcid.org/0000-0001-7233-6863"},"institutions":[{"id":"https://openalex.org/I4210110987","display_name":"IIT@MIT","ror":"https://ror.org/01wp8zh54","country_code":"US","type":"facility","lineage":["https://openalex.org/I30771326","https://openalex.org/I4210110987"]},{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vladimir Stojanovic","raw_affiliation_strings":["MIT, Cambridge, MA, USA","MIT, Cambridge MA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"MIT, Cambridge, MA, USA","institution_ids":["https://openalex.org/I4210110987"]},{"raw_affiliation_string":"MIT, Cambridge MA, USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062976409","display_name":"J.T. Stonick","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"John Stonick","raw_affiliation_strings":["Synopsys, Hillsboro, OR, USA","Synopsys, Hillsboro, OR, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Hillsboro, OR, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":5,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5003487892"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09116559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"520","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6523873805999756},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.6105915307998657},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6103289723396301},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5944956541061401},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5302139520645142},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4829218089580536},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4827684462070465},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4353817105293274},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.43100103735923767},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4282280504703522},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4230725169181824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36303383111953735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31974855065345764},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22504431009292603},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.14318087697029114}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6523873805999756},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.6105915307998657},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6103289723396301},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5944956541061401},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5302139520645142},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4829218089580536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4827684462070465},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4353817105293274},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.43100103735923767},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4282280504703522},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4230725169181824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36303383111953735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31974855065345764},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22504431009292603},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.14318087697029114},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2010.5433856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2010.5433856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2965410099","https://openalex.org/W4235454973","https://openalex.org/W4386105410","https://openalex.org/W2250058922","https://openalex.org/W1987899475","https://openalex.org/W2148913576","https://openalex.org/W3097351224","https://openalex.org/W4250319866","https://openalex.org/W2385649681","https://openalex.org/W2388676774"],"abstract_inverted_index":{"This":[0],"Forum":[1],"is":[2],"directed":[3],"toward":[4],"researchers":[5],"and":[6,27,52,56,64,76,84,88,94,105,108,120],"designers":[7],"working":[8],"in":[9,30],"advanced":[10],"technologies":[11],"over":[12],"the":[13,46],"next":[14],"3-5":[15],"years.":[16],"They":[17],"will":[18,35,58,69,111],"be":[19,112],"required":[20],"to":[21],"solve":[22],"emerging":[23],"issues":[24,37],"of":[25,38,62,73],"signal":[26,65],"power":[28,81],"integrity":[29],"large,":[31],"System-on-Chip":[32],"applications":[33],"which":[34],"raise":[36],"increasing":[39,71],"difficulty.":[40],"While":[41],"struggling":[42],"for":[43],"higher":[44],"performance,":[45],"designer":[47],"must":[48,98],"battle":[49],"escalating":[50],"noise":[51],"cross-talk.":[53],"Interconnect":[54],"delay":[55],"coupling":[57],"require":[59],"new":[60],"methods":[61],"routing":[63],"transmission.":[66],"Supply-grid":[67],"design":[68],"take":[70],"account":[72],"limited":[74],"package":[75],"chip":[77,101],"metalization":[78],"through":[79],"independent":[80,115],"domains,":[82,117],"active":[83],"passive":[85],"supply-noise":[86],"cancellation,":[87],"voltage":[89],"scaling.":[90,122],"Increasingly-":[91],"sensitive":[92],"analog":[93],"RF":[95],"circuit":[96],"blocks":[97],"counter":[99],"digital":[100],"noise.":[102],"Stringent":[103],"clock-jitter":[104],"skew":[106],"targets,":[107],"power-dissipation":[109],"limitations":[110],"addressed":[113],"by":[114],"clock":[116],"resonant":[118],"clocking,":[119],"frequency":[121]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}