{"id":"https://openalex.org/W2085519149","doi":"https://doi.org/10.1109/isscc.2009.4977524","title":"A 57-to-66GHz quadrature PLL in 45nm digital CMOS","display_name":"A 57-to-66GHz quadrature PLL in 45nm digital CMOS","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W2085519149","doi":"https://doi.org/10.1109/isscc.2009.4977524","mag":"2085519149"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2009.4977524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014868337","display_name":"Karen Scheir","orcid":null},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"K. Scheir","raw_affiliation_strings":["IMEC, Leuven, Belgium","Vrije Universiteit Brussel, Brussels, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001133087","display_name":"Gerd Vandersteen","orcid":"https://orcid.org/0000-0001-7582-7246"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"G. Vandersteen","raw_affiliation_strings":["Vrije Universiteit Brussel, Brussels, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074429391","display_name":"Yves Rolain","orcid":"https://orcid.org/0000-0003-2738-7914"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Y. Rolain","raw_affiliation_strings":["Vrije Universiteit Brussel, Brussels, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059069030","display_name":"Piet Wambacq","orcid":"https://orcid.org/0000-0003-4388-7257"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"P. Wambacq","raw_affiliation_strings":["IMEC, Leuven, Belgium","Vrije Universiteit Brussel, Brussels, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":25.7273,"has_fulltext":false,"cited_by_count":113,"citation_normalized_percentile":{"value":0.99861306,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"494","last_page":"495,495a"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.9201347827911377},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8821811079978943},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5866759419441223},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.5574498176574707},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.5412601232528687},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.518879234790802},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5072967410087585},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.46766722202301025},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.4503834843635559},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4232049584388733},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36600732803344727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34891027212142944},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.34769436717033386},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.20261171460151672},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18492615222930908}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.9201347827911377},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8821811079978943},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5866759419441223},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.5574498176574707},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.5412601232528687},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.518879234790802},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5072967410087585},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.46766722202301025},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.4503834843635559},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4232049584388733},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36600732803344727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34891027212142944},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34769436717033386},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.20261171460151672},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18492615222930908},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2009.4977524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1514031534","https://openalex.org/W2075316336","https://openalex.org/W2122908758","https://openalex.org/W2139625690","https://openalex.org/W2154282288","https://openalex.org/W6678767756"],"related_works":["https://openalex.org/W2110035284","https://openalex.org/W4385624389","https://openalex.org/W2369807905","https://openalex.org/W2769299326","https://openalex.org/W1504159650","https://openalex.org/W4381745543","https://openalex.org/W2087564251","https://openalex.org/W2752021769","https://openalex.org/W2115565809","https://openalex.org/W2330020385"],"abstract_inverted_index":{"A":[0,108,129],"completely":[1],"integrated":[2],"PLL":[3,61],"is":[4,35,91,117],"realized":[5,92],"in":[6,37],"45":[7],"nm":[8],"digital":[9],"CMOS,":[10],"using":[11],"two":[12,38],"techniques":[13],"to":[14,125],"enable":[15,57],"the":[16,19,24,50,60,70,86,112,115,127],"coverage":[17],"of":[18,27,74,114],"57-to-66":[20],"GHz":[21,29],"band.":[22],"First,":[23],"targeted":[25],"band":[26],"9":[28],"(plus":[30],"margin":[31],"for":[32,53],"process":[33],"variations)":[34],"divided":[36],"parts,":[39],"each":[40,54],"part":[41],"being":[42],"covered":[43],"by":[44,81,99],"a":[45,82,100,120,133,138],"separate":[46],"oscillator.":[47,55],"This":[48],"relaxes":[49],"tunability":[51],"requirements":[52],"To":[56],"direct":[58],"conversion,":[59],"uses":[62],"quadrature":[63,67],"VCOs":[64],"(QVCOs)":[65],"having":[66],"signals":[68],"at":[69,111],"output.":[71],"The":[72],"outputs":[73],"both":[75],"QVCOs":[76],"are":[77],"buffered":[78],"and":[79,103,123,137],"multiplexed":[80],"frequency":[83,88,106,109],"selector.":[84],"Next,":[85],"wideband":[87],"divider":[89,116],"chain":[90],"with":[93],"an":[94,104],"injection-locked":[95],"divide-by-4":[96],"prescaler,":[97],"followed":[98],"divide-by-2":[101],"prescaler":[102],"integer-N":[105],"divider.":[107],"counter":[110],"output":[113],"read":[118],"via":[119],"shift":[121],"register":[122],"used":[124],"calibrate":[126],"PLL.":[128,147],"phase-frequency":[130],"detector":[131],"(PFD),":[132],"charge":[134],"pump":[135],"(CP)":[136],"3rd-order":[139],"active":[140],"loop":[141],"filter":[142],"complete":[143],"this":[144],"4th-order":[145],"type-ll":[146]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":17}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}