{"id":"https://openalex.org/W1974995858","doi":"https://doi.org/10.1109/isscc.2009.4977516","title":"A subjective-contour generation LSI system with expandable pixel-parallel architecture for vision systems","display_name":"A subjective-contour generation LSI system with expandable pixel-parallel architecture for vision systems","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W1974995858","doi":"https://doi.org/10.1109/isscc.2009.4977516","mag":"1974995858"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2009.4977516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100729080","display_name":"Takashi Morie","orcid":"https://orcid.org/0000-0003-2708-4307"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Morie","raw_affiliation_strings":["Kyushu Institute of Technology, Kitakyushu, Japan","Kyushu Institute of Technology, Kitakyushu, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Kitakyushu, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Kyushu Institute of Technology, Kitakyushu, Japan#TAB#","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100458497","display_name":"Youngjae Kim","orcid":"https://orcid.org/0000-0002-5781-879X"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Youngjae Kim","raw_affiliation_strings":["Kyushu Institute of Technology, Kitakyushu, Japan","Kyushu Institute of Technology, Kitakyushu, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Kitakyushu, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Kyushu Institute of Technology, Kitakyushu, Japan#TAB#","institution_ids":["https://openalex.org/I207014233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100729080"],"corresponding_institution_ids":["https://openalex.org/I207014233"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.05964995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"478","last_page":"479"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12389","display_name":"Infrared Target Detection Methodologies","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7695558071136475},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6920067071914673},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6488327980041504},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.5942484736442566},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5908504128456116},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5645270943641663},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5641627311706543},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5638414621353149},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.5210225582122803},{"id":"https://openalex.org/keywords/artificial-vision","display_name":"Artificial vision","score":0.4834919273853302},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4573790729045868},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.4405781030654907},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.4206307530403137},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38618433475494385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32164496183395386},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20213204622268677},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11490252614021301},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.07835093140602112}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7695558071136475},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6920067071914673},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6488327980041504},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.5942484736442566},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5908504128456116},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5645270943641663},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5641627311706543},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5638414621353149},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.5210225582122803},{"id":"https://openalex.org/C2982818900","wikidata":"https://www.wikidata.org/wiki/Q20779747","display_name":"Artificial vision","level":2,"score":0.4834919273853302},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4573790729045868},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.4405781030654907},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.4206307530403137},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38618433475494385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32164496183395386},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20213204622268677},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11490252614021301},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.07835093140602112},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2009.4977516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2001713296","https://openalex.org/W2097180433","https://openalex.org/W2101184329","https://openalex.org/W2110914625","https://openalex.org/W2139155713","https://openalex.org/W2157897817","https://openalex.org/W6682993237"],"related_works":["https://openalex.org/W2172228568","https://openalex.org/W1943306263","https://openalex.org/W2102735377","https://openalex.org/W2090758225","https://openalex.org/W1998817374","https://openalex.org/W2969260674","https://openalex.org/W1976665174","https://openalex.org/W2154741861","https://openalex.org/W2109900281","https://openalex.org/W2124526443"],"abstract_inverted_index":{"Since":[0],"each":[1],"part":[2],"along":[3],"the":[4,8,46],"visual":[5],"pathway":[6],"in":[7],"brain":[9],"has":[10],"typical":[11],"functions,":[12],"developing":[13],"dedicated":[14],"LSIs":[15,32],"for":[16,70],"such":[17,31],"functions":[18],"is":[19,45],"important.":[20],"Ultimately,":[21],"brain-like":[22,41],"VLSI":[23],"vision":[24,43],"systems":[25,44],"can":[26],"be":[27],"realized":[28],"by":[29,56],"combining":[30],"and":[33,50,61,66],"digital":[34],"media":[35],"processors.":[36],"The":[37],"key":[38],"to":[39],"achieve":[40],"artificial":[42],"interaction":[47],"between":[48],"low-":[49],"high-level":[51],"processing":[52],"parts":[53],"(e.g.":[54],"V1-IT)":[55],"means":[57],"of":[58],"feedforward/feedback":[59],"connections,":[60],"therefore":[62],"massively":[63],"parallel":[64],"architecture":[65],"connectivity":[67],"are":[68],"essential":[69],"real-time":[71],"operation.":[72]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}