{"id":"https://openalex.org/W2008228605","doi":"https://doi.org/10.1109/isscc.2009.4977486","title":"A 1.1V 5-to-6GHz reduced-component direct-conversion transmit signal path in 45nm CMOS","display_name":"A 1.1V 5-to-6GHz reduced-component direct-conversion transmit signal path in 45nm CMOS","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W2008228605","doi":"https://doi.org/10.1109/isscc.2009.4977486","mag":"2008228605"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2009.4977486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001959455","display_name":"J.C. Rudell","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J.C. Rudell","raw_affiliation_strings":["Intel, Hillsboro, OR, USA","University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113271308","display_name":"Pawan K Goyal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Goyal","raw_affiliation_strings":["Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087348289","display_name":"Christopher Hull","orcid":"https://orcid.org/0000-0002-8479-2062"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.D. Hull","raw_affiliation_strings":["Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070050285","display_name":"Shmuel Ravid","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"S. Ravid","raw_affiliation_strings":["Intel, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004438318","display_name":"Adil A. Kidwai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Kidwai","raw_affiliation_strings":["Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5001959455"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69990779,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"418","last_page":"419,419a"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.7247631549835205},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.654524564743042},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6203923225402832},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6190188527107239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5604023337364197},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5384374260902405},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5056860446929932},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.47039660811424255},{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.45335686206817627},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4327969551086426},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25247007608413696},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22926750779151917},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.17986246943473816},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08535420894622803}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7247631549835205},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.654524564743042},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6203923225402832},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6190188527107239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5604023337364197},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5384374260902405},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5056860446929932},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.47039660811424255},{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.45335686206817627},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4327969551086426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25247007608413696},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22926750779151917},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.17986246943473816},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08535420894622803},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2009.4977486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977486","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1825358716","https://openalex.org/W1977591601","https://openalex.org/W2034537707","https://openalex.org/W2066342163","https://openalex.org/W2107254199","https://openalex.org/W2112411928","https://openalex.org/W4250116678","https://openalex.org/W6676575516"],"related_works":["https://openalex.org/W2360664843","https://openalex.org/W2364087260","https://openalex.org/W2390465755","https://openalex.org/W2094322362","https://openalex.org/W2351631418","https://openalex.org/W2353540338","https://openalex.org/W2367611520","https://openalex.org/W2156243629","https://openalex.org/W2119808360","https://openalex.org/W2158556322"],"abstract_inverted_index":{"This":[0],"paper":[1,94],"introduces":[2],"one":[3,97],"of":[4,39,77,92],"the":[5,37,42,47,75,78,89],"first":[6,90],"reported":[7],"transmit":[8],"signal":[9,43,62],"chains":[10],"in":[11,41,52,88,130],"a":[12,19,65,83,126,131],"45":[13],"nm":[14],"CMOS":[15],"process":[16],"operating":[17],"from":[18],"1.1":[20],"V":[21],"supply":[22],"with":[23,123],"performance":[24,121],"compatible":[25],"for":[26,50],"long-range,":[27],"wide-bandwidth,":[28],"high-data":[29],"rate":[30],"standards.":[31],"A":[32,59],"new":[33],"scheme":[34],"to":[35,119],"reduce":[36],"number":[38],"components":[40],"path":[44,63],"and":[45,68],"enhance":[46],"TX-chain":[48],"linearity":[49],"use":[51],"4G":[53],"OFDM":[54],"based":[55],"systems":[56],"is":[57,100,112],"presented.":[58],"traditional":[60],"direct-conversion":[61],"contains":[64],"filter,":[66],"VGA":[67],"mixer":[69],"stage.":[70],"The":[71,109],"proposed":[72],"transmitter":[73,111],"combines":[74],"functions":[76],"three":[79],"aforementioned":[80],"blocks":[81],"into":[82],"single":[84],"component,":[85],"as":[86,107,125],"described":[87],"section":[91],"this":[93],"(note:":[95],"only":[96],"filter":[98],"pole":[99],"combined,":[101],"additional":[102],"poles":[103],"must":[104],"be":[105],"added":[106],"needed).":[108],"overall":[110],"then":[113],"described,":[114],"followed":[115],"by":[116],"measured":[117],"data":[118],"demonstrate":[120],"commensurate":[122],"operation":[124],"general":[127],"purpose":[128],"device,":[129],"co-existence":[132],"environment.":[133]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}