{"id":"https://openalex.org/W1967574801","doi":"https://doi.org/10.1109/isscc.2009.4977415","title":"A 43.7mW 96GHz PLL in 65nm CMOS","display_name":"A 43.7mW 96GHz PLL in 65nm CMOS","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W1967574801","doi":"https://doi.org/10.1109/isscc.2009.4977415","mag":"1967574801"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2009.4977415","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113789543","display_name":"Kun-Hung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kun-Hung Tsai","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109862229","display_name":"S.-I. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Iuan Liu","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan","National Taiwan University Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":7.2813,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.97950214,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"276","last_page":"277,277a"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.8866457939147949},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8395659327507019},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8014987707138062},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.65468430519104},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5505830645561218},{"id":"https://openalex.org/keywords/current-divider","display_name":"Current divider","score":0.5268232822418213},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5077487230300903},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4918196499347687},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.49027517437934875},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.4402643144130707},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4197666645050049},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36809754371643066},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36063265800476074},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2972758412361145},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1720488965511322},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.113305002450943}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.8866457939147949},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8395659327507019},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8014987707138062},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.65468430519104},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5505830645561218},{"id":"https://openalex.org/C97264828","wikidata":"https://www.wikidata.org/wiki/Q4157078","display_name":"Current divider","level":4,"score":0.5268232822418213},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5077487230300903},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4918196499347687},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.49027517437934875},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.4402643144130707},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4197666645050049},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36809754371643066},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36063265800476074},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2972758412361145},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1720488965511322},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.113305002450943},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2009.4977415","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6000000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2010817526","https://openalex.org/W2016167819","https://openalex.org/W2075316336","https://openalex.org/W2097917820","https://openalex.org/W2108073578","https://openalex.org/W2114953806","https://openalex.org/W2122977511","https://openalex.org/W2154282288","https://openalex.org/W2169092810"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2089131288","https://openalex.org/W2188779191","https://openalex.org/W3064661991","https://openalex.org/W3134930219","https://openalex.org/W1486070987","https://openalex.org/W1600405202","https://openalex.org/W2976219355"],"abstract_inverted_index":{"In":[0,46],"this":[1],"paper,":[2],"a":[3,22,24,34,36,41,50,54,61,66,81],"96":[4],"GHz":[5],"PLL,":[6],"implemented":[7],"in":[8,80],"65":[9],"nm":[10],"CMOS,":[11],"is":[12,19],"presented":[13],"that":[14],"target":[15],"W-band":[16],"applications.":[17],"PLL":[18],"composed":[20],"of":[21,32,84],"VCO,":[23],"low-power":[25],"divider":[26,71,76],"chain":[27],"with":[28],"the":[29,47,70,73,85],"division":[30],"ratio":[31],"256,":[33],"PFD,":[35],"charge":[37],"pump":[38],"(CP),":[39],"and":[40,53,65],"2nd-order":[42],"loop":[43],"filter":[44],"(LF).":[45],"VCO":[48],"design,":[49],"symmetric":[51],"inductor":[52],"cross-coupled":[55],"pair":[56],"are":[57,78],"adopted":[58,79],"to":[59],"achieve":[60],"high":[62],"oscillation":[63],"frequency":[64],"low":[67],"power":[68],"consumption.For":[69],"chain,":[72],"four":[74],"different":[75],"topologies":[77],"descendant":[82],"order":[83],"frequency.":[86]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}