{"id":"https://openalex.org/W1967547903","doi":"https://doi.org/10.1109/isscc.2009.4977291","title":"Adaptive circuits for the 0.5-V nanoscale CMOS era","display_name":"Adaptive circuits for the 0.5-V nanoscale CMOS era","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W1967547903","doi":"https://doi.org/10.1109/isscc.2009.4977291","mag":"1967547903"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2009.4977291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036323866","display_name":"K. Itoh","orcid":"https://orcid.org/0000-0002-5341-8086"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Itoh","raw_affiliation_strings":["Hitach Limited, Tokyo, Japan","Fellow, Hitachi, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hitach Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Fellow, Hitachi, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5036323866"],"corresponding_institution_ids":["https://openalex.org/I65143321"],"apc_list":null,"apc_paid":null,"fwci":17.4751,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.99675781,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6415693163871765},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6345432996749878},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48943987488746643},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47336456179618835},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.465376079082489},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46121513843536377},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33667922019958496},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26516836881637573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23065954446792603},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15512722730636597}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6415693163871765},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6345432996749878},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48943987488746643},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47336456179618835},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.465376079082489},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46121513843536377},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33667922019958496},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26516836881637573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23065954446792603},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15512722730636597}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2009.4977291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2009.4977291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":72,"referenced_works":["https://openalex.org/W605554033","https://openalex.org/W1515034435","https://openalex.org/W1517581114","https://openalex.org/W1527183359","https://openalex.org/W1537798744","https://openalex.org/W1549072435","https://openalex.org/W1556648447","https://openalex.org/W1574168841","https://openalex.org/W1577615346","https://openalex.org/W1893212117","https://openalex.org/W1967306458","https://openalex.org/W1970601044","https://openalex.org/W1971662529","https://openalex.org/W1979902309","https://openalex.org/W1999166474","https://openalex.org/W2001044025","https://openalex.org/W2009919741","https://openalex.org/W2016619328","https://openalex.org/W2040846270","https://openalex.org/W2041626447","https://openalex.org/W2042809000","https://openalex.org/W2046304309","https://openalex.org/W2049928989","https://openalex.org/W2064169027","https://openalex.org/W2067204912","https://openalex.org/W2067392247","https://openalex.org/W2071003187","https://openalex.org/W2086018372","https://openalex.org/W2086328585","https://openalex.org/W2088072859","https://openalex.org/W2096046678","https://openalex.org/W2102117828","https://openalex.org/W2102391683","https://openalex.org/W2102587899","https://openalex.org/W2103320147","https://openalex.org/W2110372901","https://openalex.org/W2114885649","https://openalex.org/W2115022499","https://openalex.org/W2115619730","https://openalex.org/W2116295078","https://openalex.org/W2120149280","https://openalex.org/W2125357468","https://openalex.org/W2126898248","https://openalex.org/W2127023077","https://openalex.org/W2133613965","https://openalex.org/W2140823559","https://openalex.org/W2144577841","https://openalex.org/W2147081564","https://openalex.org/W2151177990","https://openalex.org/W2151484050","https://openalex.org/W2151802820","https://openalex.org/W2154311590","https://openalex.org/W2154781569","https://openalex.org/W2156231941","https://openalex.org/W2165967421","https://openalex.org/W2175322436","https://openalex.org/W2175366782","https://openalex.org/W2178304595","https://openalex.org/W2178854504","https://openalex.org/W2188790918","https://openalex.org/W2545107937","https://openalex.org/W2738467824","https://openalex.org/W2789221923","https://openalex.org/W2988632144","https://openalex.org/W3142047130","https://openalex.org/W3148792909","https://openalex.org/W3152266199","https://openalex.org/W4211113724","https://openalex.org/W4242610597","https://openalex.org/W6631090411","https://openalex.org/W6634136462","https://openalex.org/W6639635478"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W3215142653","https://openalex.org/W1487051936"],"abstract_inverted_index":{"The":[0],"Vmins":[1],"of":[2,35],"logic,":[3],"SRAM,":[4],"and":[5,44,55,81],"DRAM":[6],"blocks":[7],"were":[8,30,53,73],"compared":[9],"with":[10],"a":[11],"newly":[12],"proposed":[13,54],"methodology":[14],"for":[15],"evaluating":[16],"Vminbased":[17],"on":[18],"speed":[19],"variations,":[20],"taking":[21,58],"repair":[22],"techniques":[23],"into":[24,62],"account.":[25,63],"State-of-the-art":[26],"6T":[27],"SRAM":[28],"cells":[29],"then":[31],"discussed":[32],"in":[33],"terms":[34],"Vminand":[36],"cell":[37],"size.":[38],"After":[39],"that,":[40],"many":[41],"adaptive":[42],"circuits":[43],"relevant":[45,79],"technologies":[46],"needed":[47],"to":[48,75],"break":[49],"the":[50,59],"1V":[51],"wall":[52],"evaluated,":[56],"while":[57],"interconnect":[60],"problem":[61],"Finally,":[64],"0.5":[65],"V":[66],"nanoscale":[67],"LSIs":[68,72],"including":[69],"mixed":[70],"signal":[71],"predicted":[74],"be":[76],"feasible,":[77],"if":[78],"devices":[80],"fabrication":[82],"processes":[83],"are":[84],"developed.":[85]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":10}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}