{"id":"https://openalex.org/W2063580080","doi":"https://doi.org/10.1109/isscc.2008.4523254","title":"A 1ps-Resolution 2ns-Span 10Gb/s Data-Timing Generator with Spectrum Conversion","display_name":"A 1ps-Resolution 2ns-Span 10Gb/s Data-Timing Generator with Spectrum Conversion","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2063580080","doi":"https://doi.org/10.1109/isscc.2008.4523254","mag":"2063580080"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2008.4523254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109778070","display_name":"Tomoaki Kawamura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomoaki Kawamura","raw_affiliation_strings":["NTT, Atsugi, Japan","NTT, Atsugi"],"affiliations":[{"raw_affiliation_string":"NTT, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT, Atsugi","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111994345","display_name":"Yusuke Ohtomo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Ohtomo","raw_affiliation_strings":["NTT, Atsugi, Japan","NTT, Atsugi"],"affiliations":[{"raw_affiliation_string":"NTT, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT, Atsugi","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108259270","display_name":"Kazuyoshi Nishimura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuyoshi Nishimura","raw_affiliation_strings":["NTT, Atsugi, Japan","NTT, Atsugi"],"affiliations":[{"raw_affiliation_string":"NTT, Atsugi, Japan","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"NTT, Atsugi","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046233153","display_name":"Noboru Ishihara","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Noboru Ishihara","raw_affiliation_strings":["Gunma University, Kiryu, Japan","Gunma University Kiryu Japan"],"affiliations":[{"raw_affiliation_string":"Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]},{"raw_affiliation_string":"Gunma University Kiryu Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109778070"],"corresponding_institution_ids":["https://openalex.org/I4210105847"],"apc_list":null,"apc_paid":null,"fwci":0.28520716,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63125847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"456","last_page":"627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8342882394790649},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7157353162765503},{"id":"https://openalex.org/keywords/span","display_name":"Span (engineering)","score":0.6297134160995483},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5446147918701172},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.538052499294281},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.48896563053131104},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.483452171087265},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48147884011268616},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.47606155276298523},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43559882044792175},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4179970324039459},{"id":"https://openalex.org/keywords/delay-spread","display_name":"Delay spread","score":0.41085922718048096},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3819246292114258},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31712841987609863},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22060483694076538},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19490525126457214},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19125184416770935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19091838598251343},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1889505684375763},{"id":"https://openalex.org/keywords/multipath-propagation","display_name":"Multipath propagation","score":0.08932897448539734}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8342882394790649},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7157353162765503},{"id":"https://openalex.org/C2778753569","wikidata":"https://www.wikidata.org/wiki/Q1960395","display_name":"Span (engineering)","level":2,"score":0.6297134160995483},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5446147918701172},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.538052499294281},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.48896563053131104},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.483452171087265},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48147884011268616},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.47606155276298523},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43559882044792175},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4179970324039459},{"id":"https://openalex.org/C49456836","wikidata":"https://www.wikidata.org/wiki/Q666814","display_name":"Delay spread","level":4,"score":0.41085922718048096},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3819246292114258},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31712841987609863},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22060483694076538},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19490525126457214},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19125184416770935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19091838598251343},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1889505684375763},{"id":"https://openalex.org/C161218011","wikidata":"https://www.wikidata.org/wiki/Q11827794","display_name":"Multipath propagation","level":3,"score":0.08932897448539734},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2008.4523254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2105431618","https://openalex.org/W2148093371"],"related_works":["https://openalex.org/W4252671387","https://openalex.org/W2121192822","https://openalex.org/W1486055428","https://openalex.org/W3133026170","https://openalex.org/W2439723986","https://openalex.org/W2034398607","https://openalex.org/W3145888793","https://openalex.org/W2908954988","https://openalex.org/W2087468076","https://openalex.org/W4302376515"],"abstract_inverted_index":{"The":[0,23],"DTG":[1,81,109],"discussed":[2],"in":[3],"this":[4],"paper,":[5],"reduces":[6],"data-dependent":[7],"jitter":[8,100],"(DDJ)":[9],"and":[10],"offers":[11],"ns-order":[12],"delay":[13,32,61,96],"span":[14],"for":[15,47,60],"input":[16],"data":[17],"rates":[18],"of":[19,27,39,68,90,94,106],"up":[20],"to":[21,74,103],"11Gb/s.":[22],"fine-delay":[24,49],"blocks":[25],"consist":[26],"6":[28,41],"sub-blocks.":[29],"Total":[30],"fine":[31],"is":[33,101],"adjusted":[34],"by":[35],"combining":[36],"the":[37,40,44,48,56,80,88,91,95],"delays":[38],"sub-blocks":[42],"using":[43],"control":[45],"inputs":[46],"block.":[50],"NMOS":[51],"transistors":[52],"are":[53],"used":[54],"as":[55],"variable":[57],"capacitors":[58],"(VCs)":[59],"control,":[62],"because":[63],"they":[64],"provide":[65],"small":[66],"capacitance":[67],"<50fF":[69],"that":[70,86,105],"makes":[71],"it":[72],"possible":[73],"generate":[75],"sub-":[76],"ps":[77],"delay.":[78],"Since":[79],"uses":[82],"a":[83,107],"spectrum-conversion":[84],"technique":[85],"suppresses":[87],"effect":[89],"group-delay":[92],"deviation":[93],"gates,":[97],"its":[98],"output":[99],"reduced":[102],"one-third":[104],"conventional":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}