{"id":"https://openalex.org/W1998200478","doi":"https://doi.org/10.1109/isscc.2008.4523228","title":"A Process-Variation-Tolerant Floating-Point Unit with Voltage Interpolation and Variable Latency","display_name":"A Process-Variation-Tolerant Floating-Point Unit with Voltage Interpolation and Variable Latency","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W1998200478","doi":"https://doi.org/10.1109/isscc.2008.4523228","mag":"1998200478"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2008.4523228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056632010","display_name":"Xiaoyao Liang","orcid":"https://orcid.org/0000-0002-2790-5884"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]},{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaoyao Liang","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA","Harvard University, Cambridge, Ma.#TAB#"],"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]},{"raw_affiliation_string":"Harvard University, Cambridge, Ma.#TAB#","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045336469","display_name":"David J. Brooks","orcid":"https://orcid.org/0000-0003-2602-2518"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]},{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA","Harvard University, Cambridge, Ma.#TAB#"],"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]},{"raw_affiliation_string":"Harvard University, Cambridge, Ma.#TAB#","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043327132","display_name":"Gu-Yeon Wei","orcid":"https://orcid.org/0000-0001-5730-9904"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]},{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gu-Yeon Wei","raw_affiliation_strings":["Harvard University, Cambridge, MA, USA","Harvard University, Cambridge, Ma.#TAB#"],"affiliations":[{"raw_affiliation_string":"Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I2801851002"]},{"raw_affiliation_string":"Harvard University, Cambridge, Ma.#TAB#","institution_ids":["https://openalex.org/I136199984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056632010"],"corresponding_institution_ids":["https://openalex.org/I136199984","https://openalex.org/I2801851002"],"apc_list":null,"apc_paid":null,"fwci":6.102,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.96300755,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"404","last_page":"623"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6975417137145996},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6012142896652222},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5981462597846985},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5970621705055237},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5490007996559143},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4705660045146942},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44845953583717346},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43734073638916016},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42966002225875854},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4280101954936981},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.39322665333747864},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37585145235061646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24782723188400269},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2097831666469574},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1779821515083313},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08215254545211792}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6975417137145996},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6012142896652222},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5981462597846985},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5970621705055237},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5490007996559143},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4705660045146942},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44845953583717346},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43734073638916016},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42966002225875854},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4280101954936981},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.39322665333747864},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37585145235061646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24782723188400269},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2097831666469574},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1779821515083313},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08215254545211792},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isscc.2008.4523228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.126.4290","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.126.4290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.harvard.edu/~guyeon/papers/liang_isscc08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2105963793","https://openalex.org/W2113227307","https://openalex.org/W2121190917","https://openalex.org/W2150526221","https://openalex.org/W2543716914","https://openalex.org/W6681979597"],"related_works":["https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W4388000032","https://openalex.org/W2564437568","https://openalex.org/W2080140894","https://openalex.org/W2107916809","https://openalex.org/W629662700","https://openalex.org/W2073479284","https://openalex.org/W2162806231"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"two":[3],"fine-grained,":[4],"post-fabrication":[5],"circuit-tuning":[6],"techniques":[7,22,57],"to":[8,25,63],"combat":[9],"process":[10,44,70],"variation":[11],"for":[12],"pipelined":[13],"logic":[14,43],"componentsrdquo":[15],"voltage":[16],"interpolation":[17],"and":[18,76],"variable":[19],"latency.":[20],"These":[21],"are":[23],"applied":[24],"a":[26,33,39],"single-precision":[27],"floating-point":[28],"unit":[29],"(FPU)":[30],"designed":[31],"using":[32],"standard":[34],"CAD":[35],"synthesis":[36],"flow":[37],"in":[38,77],"0.13":[40],"mum":[41],"CMOS":[42],"with":[45,65,72],"8":[46],"metal":[47],"layers.":[48],"Measured":[49],"results":[50],"from":[51,69],"fabricated":[52],"chips":[53],"show":[54],"that":[55],"both":[56],"provide":[58],"wide":[59],"frequency":[60,66],"tuning":[61],"range":[62],"deal":[64],"fluctuations":[67],"arising":[68],"variations":[71],"minimal":[73],"power":[74,80],"overhead,":[75],"some":[78],"configurations,":[79],"savings.":[81]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}