{"id":"https://openalex.org/W1970806136","doi":"https://doi.org/10.1109/isscc.2008.4523227","title":"Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation Tolerance","display_name":"Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation Tolerance","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W1970806136","doi":"https://doi.org/10.1109/isscc.2008.4523227","mag":"1970806136"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2008.4523227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keith A. Bowman","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James W. Tschanz","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107934602","display_name":"Janice C. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janice C. Lee","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044002903","display_name":"Chris Wilkerson","orcid":"https://orcid.org/0009-0008-8657-2478"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris B. Wilkerson","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113526607","display_name":"Shih\u2010Lien L. Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien L. Lu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek K. De","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel, Hillsboro OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":15.9413,"has_fulltext":false,"cited_by_count":84,"citation_normalized_percentile":{"value":0.99357119,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"402","last_page":"623"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.7521144151687622},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6933198571205139},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6238641738891602},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6084295511245728},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5419921875},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4985496997833252},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4664449393749237},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4527362883090973},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4455462694168091},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.41677138209342957},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32900696992874146},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32667532563209534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31415843963623047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1908380091190338},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17347121238708496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14349547028541565},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.1318163275718689},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.1233910620212555},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09554502367973328}],"concepts":[{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.7521144151687622},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6933198571205139},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6238641738891602},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6084295511245728},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5419921875},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4985496997833252},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4664449393749237},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4527362883090973},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4455462694168091},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.41677138209342957},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32900696992874146},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32667532563209534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31415843963623047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1908380091190338},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17347121238708496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14349547028541565},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.1318163275718689},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.1233910620212555},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09554502367973328},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isscc.2008.4523227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2008.4523227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.985.5238","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.985.5238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ncsu.edu/asic/ece733/2010/docs/resilient.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1550639219","https://openalex.org/W1981411441","https://openalex.org/W2102587899","https://openalex.org/W2104677471","https://openalex.org/W2116295078","https://openalex.org/W2146410479","https://openalex.org/W4236432903"],"related_works":["https://openalex.org/W2886813482","https://openalex.org/W2356685426","https://openalex.org/W2151763159","https://openalex.org/W2013781131","https://openalex.org/W57356687","https://openalex.org/W823525889","https://openalex.org/W2125546921","https://openalex.org/W3127857378","https://openalex.org/W2166386585","https://openalex.org/W1970806136"],"abstract_inverted_index":{"Microprocessor":[0],"clock":[1],"frequency":[2],"(FCLK)":[3],"is":[4,51],"traditionally":[5],"determined":[6],"based":[7],"on":[8],"maximum":[9],"supply":[10],"voltage":[11],"(Vcc)":[12],"droop":[13],"and":[14,26,40,53,77],"temperature":[15,78],"specifications.":[16],"Since":[17],"typical":[18],"usage":[19],"patterns":[20],"usually":[21],"run":[22],"at":[23],"nominal":[24],"Vcc":[25,76],"temperature,":[27],"these":[28],"infrequent":[29],"dynamic":[30],"variations":[31],"severely":[32],"limit":[33],"FCLK.":[34],"The":[35],"concept":[36],"of":[37,71],"timing-error":[38],"detection":[39],"correction":[41],"in":[42,55,58,61,74],"previous":[43],"work":[44],"by":[45],"Ernst,":[46],"D.,":[47],"et":[48,64],"al,":[49,65],"(2003)":[50],"extended":[52],"implemented":[54],"a":[56],"test-chip":[57],"65nm":[59],"CMOS":[60],"Bai,":[62],"P.,":[63],"(2004)":[66],"to":[67,87],"explore":[68],"the":[69],"effectiveness":[70],"resilient":[72],"circuits":[73],"eliminating":[75],"FCLK":[79],"guardbands":[80],"as":[81,83],"well":[82],"exploiting":[84],"path-activation":[85],"probabilities":[86],"maximize":[88],"throughput":[89],"(TP).":[90]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":10}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}